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As multistep, multilayer processing in semiconductor industry becomes more 
complex, the role of cleaning solutions and etching chemistries are becoming 
important in enhancing yield and in reducing defects.  This thesis demonstrates 
successful formulations that exhibit copper and tungsten compatibility, and are 
capable of Inter Layer Dielectric (ILD) cleaning and selective Ti etching.  
The corrosion behavior of electrochemically deposited copper thin films in 
deareated and non-dearated cleaning solution containing hydrofluoric acid (HF) has 
been investigated.  Potentiodynamic polarization experiments were carried out to 
determine active, active-passive, passive, and transpassive regions.  Corrosion rates 
were calculated from tafel slopes.  ICP-MS and potentiodynamic methods yielded 
comparable Cu dissolution rates.  Interestingly, the presence of hydrogen peroxide in 
the cleaning solution led to more than an order of magnitude suppression of copper 
dissolution rate.  We ascribe this phenomenon to the formation of interfacial CuO 
which dissolves at slower rate in dilute HF.  A kinetic scheme involving cathodic 
reduction of oxygen and anodic oxidation of Cu0 and Cu+1 is proposed.  It was 
determined that the reaction order kinetics is first order with respect to both HF and 
oxygen concentrations.   
The learnings from copper corrosion studies were leveraged to develop a wet 
etch/clean formulation for selective titanium etching.  The introduction of titanium 
hard-mask (HM) for dual damascene patterning of copper interconnects created a 
 ii 
unique application in selective wet etch chemistry.  A formulation that addresses the 
selectivity requirements was not available and was developed during the course of this 
dissertation.  This chemical formulation selectively strips Ti HM film and removes 
post plasma etch polymer/residue while suppressing the etch rate of tungsten, copper, 
silicon oxide, silicon carbide,
 
silicon nitride, and carbon doped silicon oxide.  Ti 
etching selectivity exceeding three orders of magnitude was realized.  Surprisingly, it 
exploits the use of HF, a chemical well known for its SiO2 etching ability, along with a 
silicon precursor to protect SiO2.  The ability to selectively etch the Ti HM without 
impacting key transistor/interconnect components has enabled advanced process 
technology nodes of today and beyond.  This environmentally friendly formulation is 
now employed in production of advanced high-performance microprocessors and 
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Aluminum alloys, tungsten and SiO2 insulators have been the materials of 
choice for interconnect systems since the dawn of the Integrated Circuit (IC) era. 
These materials were convenient to process using subtractive etch processes for metal 
line patterning.  However, as ICs have relentlessly marched down the path towards 
smaller geometries in the pursuit of low power consumption, increased speed and high 
integration density, the Al/W/SiO2 interconnect system became a limiting factor.  
Today in advanced interconnect systems; Copper and Tungsten are the choice 
metallization for Ultra Large Scale Integration (ULSI).  Tungsten is only utilized for 
local interconnects (first level metallization), contacts to transistor components, gate, 
source, and drain.  Copper wiring (interconnects) is employed  in all other layers and 
can be up to 12 metallization levels of copper wires, where one level communicates 
with another through conductive copper vias, See figure 1.1.  The replacement of 
aluminum alloys by copper, as the metal of choice, mandated prominent changes in 
integration, metallization, and patterning process technologies.  For instance, the 
introduction of copper in semiconductor devices has brought attention to the 
phenomena of corrosion that must be circumvented for optimal device performance, 
reliability, and longevity. 
Ti hard masks have been recently adopted to enable the integration schemes of 
advanced interconnect technologies.  The utilization of a metal HM has been a leading 
approach to allow for patterning smaller dimensions, preventing profile distortion, and 
in achieving high aspect ratio structures, which has lead to further scaling, and 
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increased component density in ULSI devices.  To fabricate Ti HMs on chip surface 
increasingly sophisticated selective etching/cleaning chemical solutions are needed.  
Further more these chemical formulations must be compatible towards copper, 
tungsten and low-k dielectrics used in advanced devices.   
The work presented in this dissertation evolved from the study and 
characterization of the corrosion behaviors of copper thin films.  Subsequently, copper 
corrosion work/learnings were applied to develop a novel Ti selective wet etch/clean 
chemical formulation that has now enabled future ULSI technologies.  The developed 
formulation is capable of selectively striping patterned Ti HM thin films, while 
suppressing the etch rates of W, Cu, SiOx, silicon carbide (SiC), silicon nitride (Si3N4), 
and carbon doped silicon oxide (CDO).  Furthermore, its able to remove post plasma 
etch polymer/residue typically generated in usual semiconductor processing.  
The Following is a brief outline of the thesis.  A historical perspective and 
technology trends appear in chapter 1 followed by an overview of semiconductor 
processing and a review of interconnect integration in chapter 2.  Chapter 3 presents a 
detailed study of the corrosion behaviors of copper thin films in organic HF containing 
cleaning solution for semiconductor applications.  Chapters 4 and 5 give a detailed 
description of the Selective Ti HM chemical formulation development and 
performance.  Chapter 6 provides a comprehensive analytical study that characterizes 
the formulation composition.  In chapter 7, a kinetic study of the formulation synthesis 
is described.  In concluding, Chapter 8 describes the scalability work undertaken to 




       
1.1  Historical perspective and Technology trends 
Some of the greatest innovations of the past half-century have involved the 
integrated circuit (IC) industry.  The trend is likely to continue either directly from 
semiconductor technology or through its incorporation in the biosciences and other 
disciplines.  Chemistry plays an important role in the continued development of ICs 
and related devices processing. Indeed, current limitations in existing ICs such as the 
microprocessor lie not in device or circuit design, but in our ability to manufacture 
these reliably and affordably on a large scale.  At no other time in the history of the 
industry have more new materials been introduced/required at the same time.  At the 
core of many of the obstacles facing the microelectronics industry are issues that can 
be only solved through knowledge and applying basic chemical principles, including 
thermodynamics, quantum mechanics, surface chemistry, and chemical kinetics.  
Corrosion processes and selective wet etching/cleaning understanding lie at the heart 
of the various challenges that must be overcome to fabricate reliable high performance 
microprocessors of the future.    
As the number of transistors per microprocessor is approaching 1 billion, high 
degree of complexity has evolved in electrically connecting them.  At the turn of the 
millennium, copper replaced aluminum as the interconnect material in ULSI devices.  
The introduction of copper to construct interconnect systems required the adoption of 
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a process known as Dual Damascene (DD).  The simplest possible system which 
involves only one device (transistor) is illustrated in Figure 1.1.   
 
 
Figure 1.1  Schematic of a transistor and a Cu wire.  
 
Electrical signals to the source, drain, and gate of the transistor are transported 
over a three dimensional superhighway layered in multilayered structures connected 
through vias.  Modern microprocessor may have up to 12 layers of metals.  In between 
the layers and lines is insulating materials, low k interlayer dielectric (ILD). 
Due to it’s high conductivity, Cu as interconnect material was actively 
explored for many years, 1 , 2  but its feasible production technology was not 
demonstrated until the late 1990’s.  In September 1997, IBM and Motorola declared 
their intentions to incorporate Cu with oxide (SiO2) in their next generation CMOS 
logic technologies (Figure 1.2)3, 4.  Shortly after, the performance advantage of Cu 
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interconnects was demonstrated in high-speed microprocessors5.  What came as a 
surprise is the claim that this performance improvement is achieved at a lower cost6.   
 
Figure 1.2  Scanning electron micrographs of interconnect architecture with six levels 
of Cu wires/vias, W contacts/local interconnects, and SiO2 ILD. Demonstrations by 
(a) IBM, and (b) Motorola.  
 
The concept of dual damascene (DD) was introduced to the patterning of 
copper interconnects in which copper is poured into patterned trenches and vias within 
the ILD7.   During the metallization process, the DD structures patterned in the ILD 
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are filled with copper utilizing an electroplating process which has been the leading 
approach for the integration of copper interconnects in advanced ULSIs.  In addition, 
polishing technologies had to be introduced into the interconnect manufacturing 
process to remove excess plated copper by utilizing a chemical-mechanical polishing 
(CMP) process.  Plasma (dry) etch process is commonly used to pattern the vias and 
trenches into the ILD.  The plasma etch process is anisotropic in nature and has the 
ability to produce vertical sidewalls which is essential for successful DD integration.  
However, the plasma etch process causes the formation of polymer/residue resulting 
from the plasma gases reaction with the etched materials.  In order to obtain reliable 
IC devices with low interconnect resistance, the polymer/residue on the sidewalls and 
bottom of the vias must be removed prior to the next process step.  There have been 
many approaches explored to remove the plasma etch residues.  These include the use 
of O2, NF3/Ar and He/H2 plasma chemistries to clean polymeric residues,
8,9,10,11,12
 as 
well as the use of solutions such as aqueous dilute HF 13  and a variety of other 
formulation designs.   
As fabrication technology advances to length scale in sub 50 nm, the concept 
of using a sacrificial hard-mask (HM) that is completely removed at the end of the DD 
patterning process was presented14.  The use of a sacrificial HM during DD patterning 
has emerged as a potential method for controlling via flare15.  Additional key benefits 
that have been realized as a result of utilizing a hard-mask are:  1) allows for a wide 
process window for etch rate control which enhances etch selectivity, 2) permits for 
significant improvement with respect to etching high aspect ratio structures with 
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robust via and trench profiles, 3) critical dimension (CD) control which allows for 
acceptable Etch Bias (EB) of the critical dimension, where  
    EB = FCCD - DCCD                          (1-1) 
where DCCD and FCCD are the critical dimension at the lithography develop check 
and etch final check steps, respectively, 4) protects the ILD material, porous ILD in 
particular, from damage induced by the plasma during the dry etch process, and 5) acts 
as an interface between the ILD and photoresist during both the via and trench 
patterning steps.  Dry etch selectivity between photoresist and ILD is difficult to attain, 
especially when polymer ILDs are used.  Selectivity is defined in detail in chapter 4.  
The etch strategy relies on consuming most, if not all, of the photoresist during the 
via/or trench etch process. Under such circumstances, the presence of the hard-mask 
prevents the via and trench etch chemistry from attacking the polymer ILD in the 
masked region of the wafer when the photoresist is consumed.  A dual hard-mask 
approach,16,17,18 and  triple hard-mask integration schemes19,20,21 are also proposed for 
patterning DD structures in polymer and hybrid ILDs. 
 To fully realize the aforementioned benefits of employing a hard-mask, a 
metallic hard-mask must be used.  Metallic hard-masks are replacing conventional 
inorganic hard-masks such as SiO2 and SiC in ULSIs patterning schemes due to their 
chemical nature which provides significant improvements22 with respect to plasma 
etch selectivity.  It is anticipated that conventional inorganic hard-masks (SiO2 and 
SiC) cannot be implemented in future DD integration schemes of advanced 
interconnect systems due to their low selectivity and severe faceting generated during 
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the dielectric etch processes.  New metallic hard-masks have been introduced as 
potential candidates to replace the conventional SiO2 and SiC inorganic hard masks.  
Metallic and composite materials such as Ti, TiN, TaN, etc... have a different chemical 
nature than dielectric material and therefore exhibit better hard mask capabilities23 
(higher selectivity and less faceting) than conventional hard masks.   
Figure 1.3 illustrates the integration of a sacrificial Ti hard-mask in the 
patterning scheme of advanced DD interconnect structures.  The Figure shows the 
polymer/residue that results from the plasma etch process after removing the etch-stop 
(ES) protective layer to expose tungsten.  The various elements of a simple device 
containing two transistors and two layers of interconnects are also illustrated.  SiN or 
SiC are typically used as ES layers in the integration schemes of interconnect systems.  
The primary function of this layer is to act as a diffusion barrier that inhibits copper 
from diffusing into the ILD.  Most of the material specification stems from this key 
functionality.  In addition, the ES layer protects the underlying metal from wet and dry 
chemicals used during the patterning process.  The polymer/residue can be composed 
of a complex inorganic, organic, or organo-metallic compounds that encompass 
mixtures of elements such as WxFyNzCnTimOj at the first level interconnects (local 
wiring), and CuxFyNzCnTimOj is expected for the upper layers interconnects where 
only copper metallization is used.  To complicate matters further, the TixFyCz residues 
seem to become larger and denser as a function of plasma etch time24.  Therefore, 
novel cleaning approaches are needed to selectively remove the metal hard-mask and 
heavy etch polymer/residues after patterning. 
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Figure 1.3  Cross section (not to scale) of two transistors, W contacts, and first layer 
of DD interconnect.  Note the sacrificial Ti hard-mask and polymer/residue.  Key 
abbreviations. HM: hard mask, ES: etch stop layer. 
 
When the etch-stop layer is removed, W at the local interconnects level and Cu 
for all other interconnect levels become exposed to the wet etch chemical solution in 
the subsequent process step.  Therefore, it is imperative that Cu, W, and ILD 
compatible wet etch chemical formulations are employed.  In addition, the presence of 
Cu and W in the chemical solution resulting from the metal corrosion/dissolution 
during the etch/clean process must be minimized or prevented.  Cu and/or W in the 
chemical solution present reliability and yield risk to IC devices since they can 
deposit/precipitate onto the wafer surface.  The work presented in this dissertation 
explored the corrosion behaviors of copper thin films in an organic HF containing 







2.1  Introduction   
The manufacturing of ICs today typically occurs by means of more than 400 
processing steps 25 such as ion implantation, deposition, lithography, and etching.  
Precise control of these operations is critical for high-yield production of defect-free 
products. Contamination is a major source of these defects, currently accounting for 
50% or more of yield losses in IC manufacturing.  Accordingly, among the most 
numerous processing steps are cleaning operations, often numbering more than 100. 
Cleaning, in general, aims at selectively removing an unwanted thin layer to yield a 
clean surface having desirable properties.  These unwanted substances may include 
organic films such as photoresist, inorganic materials such as metals, metal oxides or 
metal salts, or residues and particulates such as those originating from plasma reactors.  
Semiconductor cleaning specifically encompasses surface preparation and 
modification, residue removal, thin film stripping, particle removal, rinsing, and 
drying.   
Since the first development of manufacturing processes for solid-state devices 
and ICs, cleaning has been performed primarily using liquid phase processes.  In the 
semiconductor industry, there are two main regimes; they are designated as Front-
End-of-Line (FEOL) or Back-End-of-Line (BEOL).  In FEOL transistors are 
fabricated through selective doping of the silicon substrate.  The standard clean for 
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decades for FEOL has been the RCA clean26 or modifications thereof.  The RCA clean 
is a multistep process comprised of an NH4OH/ H2O2/DIW (deionized water) known 
as Standard Clean 1 (SC-1), HCl/H2O2/DIW known as Standard Clean 2 (SC-2), dilute 
HF dip and DIW rinse steps.  Other FEOL formulations that have been used include 
Piranha clean (sulfuric acid/ H2O2/DIW)27 and similar formulations. 
BEOL refers to all processing beyond the first deposition of metal and includes 
fabrication of the multiple levels of interconnect wiring and insulators.  Interconnects 
are generally fabricated by blanket deposition of a material followed by selective 
plasma etching.  Etching by means of plasmas is highly anisotropic, and is more 
precise.  Therefore, plasma-etching processes are used in critical steps of fabrication.  
Plasma processes are not without their shortcomings, Substrate modification/damage, 
contamination, and, polymer/residue are common. 
2.2  Review of Interconnect Integration  
 The investigations to be presented in subsequent chapters assume a basic 
familiarity of interconnect process technologies.  This section of chapter 2, provides 
an overview of interconnect integration, emphasizing key features in both 
conventional Al and Damascene Cu technologies. 
 In conventional silicon ULSI technologies, the interconnects are formed after 
front end processing.  The increase in transistor density (Figure 2.1) is a challenge 
considering that each device must communicate with other devices, each circuit block 
needs to talk to other circuit blocks, and so on up the hierarchy. The interconnections 
required to support this communication grow increasingly more complex. 
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Furthermore, due to the higher clock frequencies, these interconnections need to 
support higher bandwidths. 
 
Figure 2.1  Transistor count for Intel microprocessors as a function of year, 
commonly known as “Moore’s Law,” which predicts the doubling of transistor count 
every couple of years28. 
 
It is easy to imagine what problems may occur if this congestion is not 
addressed. The problem is as familiar as the rush-hour traffic encountered in daily 
commuting. The obvious solutions of building more highways and widening lanes are 
prohibitively expensive. Similarly, adding more metal levels and increasing chip size 
to accommodate more interconnects can significantly add to the overall cost.  
Interconnect technology designs for high-performance digital systems is a growing 
problem that needs to be addressed early on in a design flow29. 
2.2.1  Conventional On-chip Wiring                                                                          
On-chip wires have always been necessary to connect circuits together. While 
the metal and dielectric materials are undergoing changes, the wires largely have 
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remained the same in function and usage.  One significant difference is in their 
growing number. Figure 2.2 shows a Scanning Electron Microscope (SEM) image of 
local interconnect with the dielectric material removed30.  These on-chip wires are thin 
and narrow with cross-sectional dimensions typically less than half of a micron.  On 
the local level, they connect transistors that are a few microns apart.  On the global 
level, they must span across an entire chip.   
 
Figure 2.2  SEM photo36 of lower levels of interconnect (with dielectric material 
removed). 
 
A typical wiring hierarchy is shown in Figure 2.3, which shows a cross-section 
of an advanced hierarchical wiring scheme using copper metallization31.  The lower 
levels of interconnect are thinner and are used in local routing. Intermediate layers are 
of medium thickness and used for semi-global routing.  Finally, the top layers are the 
thickest and are used for global routing.  Alternating levels of interconnect are 
customarily laid out in orthogonal directions to minimize cross-talk between adjacent 




Figure 2.3  Sample cross-section of hierarchical wire scaling37. 
2.3  Interconnects Fabrication Process 
2.3.1  Conventional Technology 
The state-of-the-art 0.25-µm interconnect system, shown in Figure 2.4, 
illustrates the integration of conventional Al metallization.  The example consists of 
five levels of aluminum alloy wires and tungsten vias also called plugs or studs 
embedded in oxide (SiO2).  Integration success is largely attributed to the processes 
that maintain excellent planarity after fabricating each and every via and wire level.  
The absence of topography helps to mitigate the fundamental depth-of-focus limitation 
of high-resolution lithography and avoid reliability problems such as metal line breaks 
over dielectric steps. 
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Figure 2.4  Cross-sectional scanning electron micrograph of state-of-the-art 0.25-µm 
CMOS multilevel interconnect technology for high-performance logic32.   
 
2.3.2  Fabrication of Tungsten Vias 
The process sequence for forming tungsten vias is summarized in Figure 2.533. 
First, a thick blanket oxide film of SiO2 is deposited on a planar surface, typically by 
PECVD (plasma-enhanced chemical vapor deposition) with a TEOS 
(Tetraethylorthosilicate) precursor at 350-400°C.  The oxide ILD is patterned by 
photoresist and then etched to expose the underlying metal layer typically a metal 
silicide.  After the resist is stripped, the via opening is cleaned and then lined with a 
thin physical vapor deposition (PVD) of Ti layer.  In modern CMOS technologies, 
PVD exclusively refers to sputtering.  The Ti film serves as an adhesion layer and also 
decreases contact resistance to underlying conductors by reducing interfacial oxides.  
Titanium nitride is subsequently deposited in situ, either by sputtering or by CVD.  
Following that, the remaining part of the hole is conformally filled void-free with 
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CVD tungsten by SiH4 reduction of WF6.  The excess W, TiN, and Ti in the field 
regions are finally removed by chemical-mechanical polishing (CMP), This method of 
embedding metal structures in dielectrics is known as damascene process, paying 
tribute to an ancient art that originated in Damascus34. 
Tungsten via technology has matured to the point where void-free and untapered vias 
with aggressive aspect ratios exceeding 3:1 are routinely formed, thus enabling 
increases in wiring density and reducing parasitic capacitance from under- and 
overlying wires.  Advances in lithography alignment have also enabled borderless vias 
to be formed, thereby permitting even further improvements in wiring density.  
Damascene tungsten has been adapted as planar local interconnects for strapping 
source/drain and gate contacts35.  
 
Figure 2.5  Process flow for fabrication of tungsten vias38. 
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The main drawback of tungsten via technology is cost.  Furthermore, 
processing of tungsten, a brittle refractory metal, is notorious for introducing particles 
and defects on the wafer which compromises yield.  Therefore the development and 
employment of suitable and selective wet clean formulations to remove these defects 
is essential. 
2.3.3  Fabrication of Aluminum Alloy Wires 
The conventional process for forming Al alloy wires is summarized in Figure 
2.636. After via or contact CMP, metal is sputtered over a planarized surface. The 
metal deposition typically consists of a sequence of Ti, Al/Cu, Ti, and TiN depositions 
without breaking vacuum. The Al layer is alloyed with 0.5% Cu which segregates to 
the Al grain boundaries for improved electromigration resistance37. 
This “Ti-over-and-under” wiring uses Ti as a base layer for good adhesion, low 
contact resistance to underlying vias, and a seed for (111)-textured Al/Cu grains which 
have better electromigration resistance.  The Al/Cu layer is sandwiched by thin Ti 
layers because subsequent thermal treatment forms TiAl3, a hard refractory 
intermetallic compound that further improves electromigration reliability as well as 
mechanical stability against stress-induced void and hillock formation.  Finally, the 
reactively sputtered TiN film caps the metal stack to minimize the reflectivity of the 
stack and thus facilitate photolithographic fabrication of fine features.  The process 
flow continues with the metal lithography and etch.  After the metal is patterned, the 
photoresist is removed and the metal spaces are subsequently filled by a conformal 
oxide deposition.  Void-free dielectric gap-fill remains an integration challenge, but 
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can be achieved with high-density plasma (HDP) CVD oxide processes for 0.18-µm 
technologies.  The residual oxide topography is removed with oxide CMP, leaving a 
planar oxide surface as the starting point for fabricating the next level of vias. 
 
Figure 2.6  Process flow for fabrication of aluminum alloy wires41. 
The interconnects in advanced logic IC’s typically obey a hierarchical wiring 
scheme. The metal pitch (sum of line width and spacing) and thickness become 
progressively larger for interconnects further away from the transistors as shown in 
Table 2.1.  The lower layers of interconnects are designed for maximum wiring 
density, while the uppermost layer(s) of thick interconnects are intended for long 




Table 2.1  Interconnect Design Rules for 0.25-µm Technology38 
 
 
2.3.4  Dual-Damascene Copper Technology 
The cross-section of a manufacturable copper interconnect technology is 
shown in Figure 2.7.  In this example, W local interconnects and contacts are 
fabricated first using the Damascene process described in Section 2.4.2.  Then, six 
levels of Cu wiring are integrated with Cu vias between successive metal layers.  
Oxide is both the via- and wire-level dielectric.  As mentioned in Chapter 1, the main 
technical issues with Cu integration are Cu line patterning and potential device 
contamination.  Deep submicron copper interconnects cannot be formed using the 
conventional approach used in Al metallization.  Cu halide compounds, e.g., chlorides 
and fluorides, that form during plasma etching are hardly volatile at low 
temperatures 39 , rendering the etch prohibitively slow.  Unfortunately, photoresist 
cannot withstand the temperatures required for practical Cu etch rates (> 200°C).  
Dielectrics such as polyimide, oxide, and nitride have been explored as alternative 
masking materials but they complicate the lithography process.  Wet etching and lift-
off approaches have also been attempted40.  However, line width control of deep 
submicron features is essentially impossible with these techniques.  Cu is known to be 
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a fast diffuser in silicon where it can act as a deep level acceptor in the silicon 
bandgap41.  Deep level states degrade minority carrier lifetime, causing high junction 
leakage in transistors and short retention times in DRAM’s requiring faster refreshing 
which of course leads to increased power use.  Cu also diffuses through silicon 
dioxide, especially under electrical bias42. These facts have raised serious concerns 
about device contamination should Cu be introduced into the backend of line 
processing. Successful implementation of Cu interconnects must consequently prevent 
any trace amounts of Cu from migrating to the Si substrate.  This will not only involve 
added process complexity but also influence wafer handling and tool designs. 
 
Figure 2.7  Scanning electron micrograph of manufacturable copper interconnect  
       architecture demonstrated by IBM43.  
 
The preceding obstacles are overcome by the dual-Damascene process 
developed at IBM with diffusion barriers surrounding the Cu interconnects 44 .  
Illustrated in Figure 2.8, dual-Damascene is a modified single-Damascene process 
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where incorporating a second lithography step defines both wire trenches and via 
holes before they are backfilled with Cu. Thus, Cu wires and vias are formed with 
only one metal fill and one CMP step. Otherwise, two complete single-Damascene 
flows will be required: one for the vias and the second for the overlying wires.  This 
process simplification results in reduced cost and improved manufacturability.  The 
Cu interconnects are isolated from the surrounding oxide by metal barrier materials on 
the interconnect side and bottom interfaces, and by a dielectric barrier above the 
interconnects.  The individual steps in the dual-Damascene flow and the complex 
considerations in choosing barrier materials are elaborated in the subsections to 
follow. 
 
Figure 2.8  Simplified dual-Damascene process flow for fabricating Cu 
interconnects49. 
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2.3.5  Dielectric Etch 
In a dual-Damascene flow, there are various methods of forming wire trenches 
and via holes to the underlying conductor45.  Five approaches are summarized in 
Figure 2.946,47,48,49,50.  Their merits and issues are listed in Table 2.2.  The specific flow 
that is ultimately implemented in manufacturing will vary from company to company 













Figure 2.9  Dual-Damascene variations for defining wire trenches and via holes: (a) 
buried etch stop (b) clustered approaches (c) partial via first, (d) full via first, and (e) 
line first approaches. 
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Table 2.2  Comparison of Dual-Damascene Dielectric Etch Approaches51. 
 
2.3.6  Metal Barrier Deposition 
Barrier encapsulation of Cu interconnects is required to ensure that even trace 
levels of Cu do not diffuse through the surrounding dielectrics into the Si substrate.  
As illustrated in Figure 2.8, both metal and dielectric barriers will be needed for dual-
Damascene integration of Cu with oxide.  Following the dielectric etch, the wire 
trenches and via holes must be lined with a conductive barrier material to clad the side 
and bottom boundaries of the Cu interconnects.  Since barrier materials are generally 
very resistive compared to Cu, barrier thickness must be kept to a minimum in order to 
preserve the effective conductivity advantage of Cu over Al alloys.  Minimum barrier 
thicknesses in the 20-30 nm range are expected for 0.18-µm technologies52.  Besides 
possessing superior barrier property, metal barriers should additionally exhibit low 
contact resistance to Cu.  This requires an effective clean of the via holes following 
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solution must not corrode the copper, and consequently redeposit Cu from the solution 
onto the ILD surface and via hole sidewalls 53  which is part of the focus of the 
strategies developed in this dissertation, chapter 3.  The barrier layers should also have 
low stress and good adhesion to oxide.  In addition, barriers play an important role in 
determining the microstructure of Cu films that are subsequently deposited.  Similar to 
that of Al alloys, the electro-migration reliability of Cu interconnects depends on Cu 
film texture54.  The texture and roughness of the barrier layer are only two factors 
affecting the texture that develops in Cu film deposition by electrochemical means55.  
Finally, for integration feasibility, it is important that metal barriers be deposited 
conformally into high aspect-ratio holes with low particle counts and must be easy to 
planarize56. 
The above requirements have generated much interest to evaluate the barrier 
properties of refractory metals, primarily Ti, W, tantalum (Ta), and their nitrides57.  
With the wealth of experience gained from W via technology, the industry would 
ideally like to extend the use of Ti/TiN liners in Damascene Cu integration.  However, 
it appears that TiN may be inadequate as a barrier against Cu diffusion.  Ta and TaN 
have shown great promise. 
Amorphous materials are also being considered.  Ternary films of TaSiN as thin as 5 
nm have been shown to exhibit excellent barrier properties, presumably by removing 
fast Cu diffusion paths along the grain boundaries present in polycrystalline films58.  
These advanced barrier materials will draw more attention as barrier thickness scales 
with interconnect dimension.  There exists a strong concurrent effort to develop 
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deposition technologies capable of providing conformal coverage of barrier materials 
in very high aspect-ratio holes. Conformal coverage of the dielectric openings is 
essential because failure is expected to occur where the barrier is thinnest, usually at 
the lower corners and sidewalls of a via.  Conventional dc magnetron sputtering 
cannot meet the stringent conformality requirements because the large angular 
distribution of sputtered atomic flux will result in more deposition along the top 
corners of the trenches before there is adequate barrier coverage along the via bottom 
and sidewalls.  This casing will also increase the difficulty of the subsequent Cu fill.  
Figure 2.10 depicts Sputtering technology being modified to improve vertical flux 
directionality.  Long-throw, collimated, and ionized metal plasma (IMP) sputtering 
technologies provide better but not completely conformal step coverage.  Inherently a 
conformal process, CVD also has been actively investigated but is an expensive 
technology.  The potential of CVD will depend on the extendibility of cheaper 
sputtering technologies for more aggressive geometries59. 
 
Figure 2.10  Comparison of ideal and typical step coverage of a metal barrier 
deposited by PVD60. 
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The development of a metal barrier technology is key to successful integration 
of Cu. Although many implementation details remain undisclosed by companies 
involved, there is growing consensus in the industry to employ Ta liners and TaN 
barriers deposited by IMP sputtering. 
2.3.7  Copper Deposition 
After metal barrier deposition, the trenches and vias are filled with Cu. Many 
technologies have been explored to identify a cost-effective solution capable of high 
aspect ratio and void-free Cu fill.  Four are described in this discussion: PVD, CVD, 
electroless plating, and electroplating.  PVD techniques, even with improved flux 
directionality, are incapable of achieving void-free Cu fill.  Revisiting Figure 2.10, the 
cusping that develops during sputtering will eventually pinch off the Cu film near the 
top of the trench and form a keyhole.  However, good trench filling has been 
demonstrated through reflow after sputtering61,62.  First, the trench is partially filled by 
sputtering.  In a subsequent in situ heat treatment, typically at 450°C for 30 minutes, 
the metal atoms redistribute from the field region into the trench, thereby completing 
the fill.  The reflow process is thermodynamically driven by surface diffusion which 
minimizes the surface energy of the Cu film.  It is very sensitive to the purity of the 
ambient gas during anneal, microstructural inhomogeneities in the Cu film, the 
wetability of the barrier underlayers, and the density of trench features.  Moreover, the 
relatively high thermal budget incurred by the reflow anneal may unnecessarily 
impose stricter barrier requirements.  The limited process latitude renders sputter 
reflow inadequate for manufacturing. 
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Due to its superior step coverage over PVD, CVD has naturally received much 
attention.  CVD Cu films are deposited by thermal decomposition of organometallic 
(OMCVD) precursors at 150 to 200°C63.  The most extensively investigated precursor 
is Cu(hfac)(tmvs), abbreviated for copper (I) hexafluoroacetylacetonate 
trimethylvinylsilane.  Although excellent trench fill in aggressive geometries have 
been demonstrated, the main bottleneck preventing widespread use of CVD Cu is cost.  
The price of the Cu precursor will remain prohibitively high until cheaper alternative 
fill technologies can no longer accommodate the fill requirements as interconnects 
continue to scale.   
Electroless plating, a cheap and simple means of selectively depositing thin Cu 
films, was also considered64.  Wafers are immersed in a heated bath of aqueous Cu2+ 
ions.  Cu atoms are then supplied to the wafer surface by catalytic reduction of the 
Cu2+ ions, but only at exposed conductive surfaces of the wafer.  Electroless plating 
was a serious contender during the early stages of Cu process development.  
Unfortunately, its primary drawback is lack of process control during deposition.  
Deposition will proceed spontaneously and depend primarily on the plating solution 
chemistry and the seed layer.  Moreover, the microstructure of electroless Cu films 
generally consists of very fine grains, implying poor electromigration reliability.  For 
these reasons, electroless Cu is not considered feasible for production.   
Electroplating emerged as the most promising and cost-effective Cu deposition 
technology,65 having already been demonstrated for manufacturability66. 
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In electrochemical deposition of copper, the wafer is coated with a thin seed 
layer of Cu, typically by sputtering, and immersed in a solution containing Cu2+ ions.  
Although the wafer will have already been lined with a conductive barrier and a thin 
Cu seed layer, the Cu seed layer is needed because electroplating may not occur on 
some barriers.  Electrical contact is made to the seed layer which serves as the 
cathode.  An electrical current is supplied to the cathode to reduce Cu ions at the 
wafer, thereby depositing atomic Cu on the Cu seed.  As Cu ions are plated out of the 
solution onto the wafer, the Cu anode simultaneously undergoes oxidation to replenish 
the supply of Cu ions in the solution. See Figure 2.11.  
 
Figure 2.11  Schematic of a Cu electroplating system)71. 
 In principle a relatively simple technology, Cu electroplating in practice is 
fairly complex.  A manufacturable process must demonstrate good fill capability, step 
coverage, film morphology, across-wafer and wafer-to-wafer uniformities, and 
practical deposition rates.  To achieve void-free fill, the contents of the electroplating 
solution and the way in which the electrical current is applied must be optimized.  
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Otherwise, keyholes may form in the trench since the plating rate is higher at the 
trench shoulders, where the current density is highest, than at the trench bottom.  The 
plating bath primarily consists of aqueous copper sulfate (CuSO4) and sulfuric acid 
(H2SO4) but also contains trace quantities of organic additives (e.g., thiourea, 
disulfides, and polyamines).  These additives improve the quality of the deposited Cu 
film by, for example, enhancing deposition at the bottom of trenches, serving as 
wetting agents for good film nucleation, and relieving deposited film stress67.  The 
trench and via filling capability of electroplating is also improved by modulating the 
magnitude and direction of the electrical current.  Reversing the polarity of the applied 
current causes oxidation or etching of Cu to occur at the wafer surface.  Since the 
etching rate is also a direct function of current density, a deposition/etch sequence is 
employed to remove copper from the trench shoulder more quickly than from the 
trench bottom during the etch cycle, resulting in more conformal coverage.  With both 
pulsed plating waveform and bath chemistry optimization, high aspect-ratio trenches 
and vias can be successfully filled68.  Given the appropriate barrier and Cu seed layers 
and microstructures, plated Cu films with large grain sizes and a near-bamboo 
microstructure can be obtained. These factors are believed to be responsible for the 
good electromigration resistance of plated Cu69. 
2.3.8  Chemical-Mechanical Polishing 
After the trenches and vias are filled with Cu, the excess Cu in the field region 
is removed by chemical-mechanical polishing (CMP).  Pioneered by IBM, CMP is 
unquestionably the key enabling technology in Damascene integration70.  Figure 2.12 
 29 
illustrates a typical CMP system.  Both chemical reactivity and mechanical abrasion 
play important roles in the selective removal of a film from the wafer surface.  
Chemicals in the slurry react with the film surface, typically forming a thin oxidized 
layer.  This layer is subsequently removed by mechanical abrasion due to fine particles 
in the slurry under the pressure of the polishing pad.  The wafer surface becomes 
progressively planar with polishing time since the removal or polishing rate increases 
with local pad pressure.   
In metal CMP, a good balance must exist between chemical and mechanical 
components to achieve optimum planarization.  If the mechanical component is too 
dominant, surface scratches and nonuniform polishing may result.  On the other hand, 
if the chemical component is too dominant, overpolishing can result in severe surface 
topography due to the selectivity of the slurry chemistry against dielectric removal.  
Mechanical abrasion depends on the size and concentration of slurry particles, 
hardness and surface roughness of the pad, pad pressure, and the rotational speeds of 
the pad and wafer.  The chemical component is controlled by the chemistry, 
concentration, and pH of the slurry.  The CMP process must also minimize pattern 
density and feature size effects in order to avoid dielectric erosion and metal dishing. 
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Figure 2.12  Schematic of a typical chemical-mechanical polishing system 76. 
Compared to W CMP, there are several additional challenges unique to Cu 
CMP71.    Unlike W, Cu is a relatively soft metal which is easily corroded and is prone 
to scratches and embedded particles.  In addition, Cu CMP is complicated by the 
underlying conductive barrier layers which must also be removed.  Like any CMP 
process, the post CMP clean is critical in removing traces of slurry from the polished 
surface.  However, since Cu CMP is inherently a wet process that will liberate Cu2+ 
by-products, the post-CMP cleaning solution has the additional burden of removing 
these ions from the wafer surface in order to minimize the potential of device 
contamination.   
2.3.9  Dielectric Barrier Passivation 
 Following Cu CMP, the Cu interconnects must be capped by a dielectric 
barrier (also known as Etch Stop (ES) layer) such as PECVD silicon nitride or silicon 
carbide.  The nitride passivation completes the fabrication of one level of Cu wires and 
vias. 
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2.4  Interconnects reliability and limitations 
2.4.1  Limitations with Interconnect Scaling 
IC performance is dictated by the delays arising from propagation of electrical 
signals through the circuit.  These delays have traditionally been associated with 
transistor switching. Performance improvements have thus been achieved primarily 
through reductions in the size of transistor geometries, most notably the gate length in 
MOS technology 72 .  With this paradigm, the industry has enjoyed continual 
improvements in IC performance until only recent years.  The scaling of transistors 
has necessitated an increase in wiring density to accommodate increasing transistor 
densities over larger chip areas 73 .  This has been made possible by advances in 
interconnect technology enabling continued miniaturization of interconnects as well as 
stacking of additional levels of metallization.  
2.4.2  Interconnect Delays 
Although signals propagate faster through transistors as dimensions are scaled 
down, propagation through interconnects unfortunately becomes slower.  In fact, in 
submicron logic technologies, interconnects have become the performance limiter 
(Figure 2.13) 74 .  Moreover, the increasing complexity of multilevel wiring 
architectures has escalated the cost of interconnect manufacturing to comprise over 
half of the total wafer processing cost75.   
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Figure 2.13  Intrinsic gate and interconnect delays as a function of minimum feature 
size80.   
 
 The interconnect delay can be estimated by the RC delay— the product of 
interconnect line resistance, R, and the parasitic capacitance coupling the interconnect 
to adjacent lines and underlying Si substrate.  The RC delay is given by 
 
                (2-1) 
 
Where ρ, L, and tM, are respectively the resistivity, length, and thickness of the 
interconnect, while ε and tILD are the permittivity and thickness of the ILD 
respectively.  For convenience, ε is usually cited in terms of the dielectric constant, κ, 
defined as ε/ε0where ε0 is the permittivity of free space.   
Various options exist to reduce RC delays.  In some cases, the length of an 
interconnect in a critical path can be reduced if additional levels of wiring were 
available76.  However, this solution provides little benefit to designs already optimized 
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for maximum wiring and transistor densities.  Moreover, extending any process flow 
will invariably increase cost and reduce chip yield.  The RC delay can also be reduced 
by dividing long interconnects into shorter segments and inserting repeaters (inverter 
stages) between consecutive segments77.  Repeaters sharpen slowly rising and falling 
transitions of a logic stage output, hence shortening the time required to trigger the 
input of subsequent logic stages.  Repeaters are effective provided they can 
significantly reduce the effective RC load driven by the preceding stage.  The penalty 
though is increased power consumption, chip area, and design cost.  Yet another 
attempt to minimize interconnect delay is to lower the IC operating temperature where 
both interconnect propagation and device switching are faster78. Unfortunately, the 
added complexity and cost of cooling the chip can only be justified in specialized 
applications where performance is the only objective.  The technological solution for 
RC delay reduction is to replace the existing conductors and insulators that comprise 
the interconnect system with lower ρ and κ materials.  The conventional architecture 
consisted of aluminum (Al) alloy conductors (ρ ≈ 3.0 −3.3 µΩ-cm) isolated by silicon 
dioxide (SiO2) or oxide (κ= 4.0−4.5).  The different layers are connected by tungsten 
(W) vias (ρ ≈ 5.7 µΩ-cm).  
2.4.3  Reliability 
 
Interconnect reliability is also compromised by scaling 79 , 80 , 81 .  Copper 
interconnects suffer from failure modes associated with the manufacturing process and 
integration schemes of DD Cu structures.  A common failure mechanism is linked to 
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the challenge of providing void free lines and vias completely encapsulated with 
continuous liners which are common places for early reliability failures.   
In this section, two key reliability areas, electromigration and stress-induced 
voiding (SIV) are briefly discussed.  Electromigration is one of the primary reliability 
failure mechanisms in interconnects.  Since supply voltages are not reduced as 
aggressively as the interconnect dimensions, interconnects must support higher current 
densities and are consequently prone to earlier electromigration failure.  
Electromigration is thermally activated atomic diffusion induced by an electron 
current.  At current densities as high as those used in IC’s, there is enough transfer of 
momentum from the electrons to the atoms of the conductor to cause a net atomic self-
diffusion in the direction of electron transport.  This mass movement changes the 
atomic density along the interconnect and consequently builds up mechanical stresses.  
Tensile stresses in the line eventually lead to formation of voids that ultimately cause 
open-circuit failures while compressive stresses lead to formation of hillocks that 
protrude through the encapsulating ILD and cause short-circuit failures with adjacent 
interconnects or interconnects in a different level.  There are two competing forces 
governing electromigration which can be summarized by he following drift equation82: 
   




The electron wind force is proportional to the effective charge number Z*eff, the 
electronic charge e , metal resistivity ρ, and the current density j.  The second term in 
(2-2) is the back stress gradient generated by the surrounding dielectrics and barrier 
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layers83 to counter balance the electron wind much like the confinement of a glass tube 




) is the 
stress gradient along the interconnect line. The effective diffusivity Deff includes 
contributions from all diffusion paths and each could have a different Z* because the 
wind force varies according to the local environment surrounding a given atom84.   
Pure aluminum interconnects exhibit poor resistance against electromigration.  
To alleviate this deficiency, the industry has invested exhaustive efforts to improve the 
reliability of aluminum metallization, incorporating optimized microstructures, 
alloying with impurities, and cladding the interconnect with hard liner materials85.  
These sophistications have markedly prolonged the lifetime of Al interconnects to the 
point that failures are concentrated to the intermetallic interfaces between the Al wires 
and W vias.   
2.4.4  Capacitance Issues 
With minimum interconnect feature sizes in the 100 nm regime, interconnect 
capacitance increases from continued scaling because of dominating line-to-line 
coupling between adjacent wires of the same metal level as shown in Figure 2.14.  
Besides the RC delay, capacitive parasitics also present other limitations on IC 
performance, dynamic power dissipation and crosstalk noise86 ,87 ,88 ,89 .  Continued 
scaling of interconnects will only intensify these issues.  
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Figure 2.14  Impact of line-to-ground and line-to-line coupling on total interconnect 
capacitance90. 
 
With increasing device densities and operating frequencies, the density of 
power that is generated on-chip also increases.  See Figure 2.15. Chips today operate 
at 85−120°C due to device and interconnect heating.  This issue imposes increasing 
demands on already expensive packaging solutions to transport heat away from the 
chip in order to prevent quiescent temperatures from escalating even further. 
Otherwise, chip performance and reliability will degrade.  
 
 
Figure 2.15  Power density problem91.   
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 On-chip power dissipation consists of both static and dynamic components.  In 
MOS technology, static power dissipation is primarily due to transistor junction 
leakage.  Dynamic power is dissipated during the switching transients in digital 
circuits and is estimated by 
Pdynamic = 1/2 αCV2 f                 (2-3) 
 
Where C is the capacitive load at a circuit node, V is the power supply voltage, f is the 
clock frequency, and α represents the probability that the node transitions in a given 
clock cycle. This shows that lower κ ILD’s have a direct impact on dynamic power 
reduction.  Crosstalk noise is another undesirable consequence of interconnect scaling, 
most seriously affecting wires of minimum spacing.  A propagating voltage transient 
in an interconnect will capacitively couple voltage transients into adjacent 
interconnects; the smaller the metal line separation, the larger the crosstalk peak 
voltage that is induced92.  Therefore, for circuits to be resilient to crosstalk, supply 
voltages cannot be lowered too aggressively in order to maintain adequate noise 
margins.  Lateral coupling can be minimized by manipulating the geometries (aspect 
ratios) of the lines and spaces, but altering aspect ratios only trades line-to-line for 
line-to-ground capacitance93.    
2.5  Problem significance 
More new materials are being introduced today than at any other time in the 
history of ULSI fabrication (Braun, 2001); In BEOL new low dielectric constant 
materials are replacing SiO2 as the insulator and copper as discussed before has 
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replaced aluminum as the conductor.  The dual damascene technique is the primary 
means for building interconnects using copper94.  
A specific challenge is the selective wet etching of sacrificial thin layers and 
the cleaning of post dry etch residues, especially in the vias, which are small holes 
patterned in an interlayer dielectric to connect two metal layers.  These features may 
prove most difficult to clean due to the high-aspect ratio and reduced feature size (sub-
100 nm) demanded in future generations of devices, as defined in the International 
Technology Roadmap for Semiconductors, 2001 (Table 2.3).  The structures that 
remain after etching vias are patterned layers that may contain numerous post-etch 
residues.  The mechanisms by which the residues form include: (1) The formation of 
nonvolatile products in secondary reactions between gas phase neutrals and the film to 
be etched; (2) Sputtering of the etch mask resulting in redeposition on via sidewalls 
and bottom, and (3) Back-sputtering of the underlying films once exposed during over 
etch. 
Table 2.3  Wiring pitch and aspect ratio are the geometries of interest for cleaning 
Semiconductor Industry Association (SIA), 2001. 
  
1999 2002 2005 2008 
Local wiring pitch (nm) 500 365 265 185 
Local wiring aspect 
ratio 1.4 1.5 1.7 1.9 
 
Residues at the bottom, sidewalls, and top of these features can cause poor 
contact upon subsequent depositions, may alter the properties of low-k dielectric films, 
and may lower the conductance of metal lines.  Inadequate cleans show 1000 times 
greater dielectric leakage current and a wider capacitance range95.  Therefore, these 
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structures must be free of essentially all residues.  The residue that remains after an 
etching process is dependent upon the dielectric material, the etching gas, and all other 
exposed materials. Some of the etch residues that have been characterized and 
reported96 are, CFx-Cu, CHxFy, CuFx, CuOx  for SiO2 based dielectrics with or without 
dopants such as C, F, N, and CuOx, CHx for Carbon based low-k dielectric polymers.    
 The primary chemical formulations for BEOL cleaning involve corrosive 
solvents such a hydroxylamine97 and other corrosives/carcinogens that are not always 
compatible with W, Cu, and dielectric materials.  Non-corrosive materials such as 
fluoride-based chemistries have been suggested as alternatives98 .  Yet these often 
result in etching of exposed silicon dioxide.  The hydroxylamine- and fluoride-based 
formulations often contain a mixture of organic solvents and water.  Current 
commercial formulations have proven to be non-compatible, non selective to stripping 
metallic HMs such as Ti, and ineffective in removing dry etch residues99.  Unless 
improved and highly selective wet etch/clean solutions are developed, high-yield 









 CHAPTER 3 
I. Corrosion Behavior of Copper Thin Films in Organic 
HF containing cleaning solution 
 
 
3.1  Introduction 
In advanced interconnect systems of today, copper is the choice of 
metallization for Ultra Large Scale Integration (ULSI).  Copper wiring is now 
employed in all interconnects layers with up to 12 metallization levels in advanced 
microprocessors.  In principle, interconnects are electrical paths or charge carriers 
made out of metal lines and are separated by insulating interlayer dielectric (ILD) 
material.  The replacement of aluminum alloys by copper mandated prominent 
changes in integration, metallization, and patterning process technologies.  For 
instance, the introduction of copper in semiconductor devices has brought attention to 
the phenomena of thin film corrosion that must be circumvented for optimal device 
performance, reliability, and longevity. This has also mandated the adoption of wet 
etch clean chemistries that are Cu-compatible for the integration of dual damascene 
(DD) patterning of copper interconnects100.  A simple two layer DD interconnect 
system is illustrated in Figure 3.1.  In such a system, the electrical signal that allows 
transistors to communicate with one another and with the outside world is transmitted 
through the metal lines within any given metallization level and through copper filled 
vias from one metallization level to another.  In DD integration, the via resistance is 
mainly determined by the via diameter and thickness, resistivity of the copper 
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diffusion barrier being used and by the overall interfacial resistance with the 
underlying metal layer.  Etch residues resulting from plasma etch during patterning 
process steps may give rise to high via resistance or even create opens.  
 
Figure 3.1  A simple two layers DD interconnect system (not to scale) showing 
various components such as Diffusion Barrier (DB), Etch Stop (ES) layer, and ILD.    
 
There have been many approaches explored to remove the plasma etch 
residues.  These include the use of O2, NF3/Ar and He/H2 plasma chemistries to clean 
polymeric residues101,102,103,104,105, as well as the use of wet etch chemistries such as 
aqueous dilute HF 106  and a variety of aqueous 107 , aqueous containing organic 
compounds108, and non-aqueous109 formulation designs.  It is most crucial for a wet 
etch clean step(s) to be robust with respect to polymer, residue and, metallic and non 
metallic particles removal, as well as exhibit high degree of compatibility to exposed 
substrate materials during the wet etch cleaning process. 
The use of copper-compatible clean chemistries to remove these residues and 
provide ultra clean surface for the next processing step is a key for better device 
performance and reliability.  If the cleaning solution attacks the copper line, the 
subsequent barrier and seed deposition processes may exhibit poor coverage over the 
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excessively etched area, resulting in an incomplete via fill as shown in figure 3.2110. 
Therefore, understanding molecular mechanisms behind cleaning solutions is essential 
for developing successful Back-End-of-Line (BEOL) process.  
 
                        (a)               (b) 
Figure 3.2  (a) Effect of copper attack by the wet etch clean chemistry during DD 
patterning. (b) TEM reference of a functional DD structure.  
 
3.2  Copper Rich Residue 
The presence of copper rich residue on the wafer surface after wet clean steps 
using non-copper compatible chemistry was detected.  Examples of such residues are 
shown in Figure 3.3 and have been the driving force behind this study.  The Energy 
Dispersive X-ray (EDX) histogram analysis of the residues/particles indicating the 
presence of Cu is shown in Figure 3.4.  Copper corrosion/dissolution during cleaning 
process leads to the re-deposition/precipitation of copper and/or copper rich 
precipitants onto the wafer surface.  The presence of copper on the ILD surface 
presents a serious yield and reliability problems to the performance of ULSI devices111, 
112, 113, 114
.  In order to obtain reliable devices with low via resistance, the residue on 
the sidewalls and bottom of the vias must be removed prior to the next process step.  
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Similarly, copper rich residue may connect metal lines leading to undesired short 
circuits.   
 
             (a)                                   (b) 
Figure 3.3  Cu containing residue observed after the wet etch clean step. (a) optical 
microscope image. (b) SEM micrograph115. 
 
 
Figure 3.4  EDX histogram showing the composition of the residue on the ILD 
surface. 
 
The objective of the study reported in this chapter is to investigate copper thin 
films corrosion/dissolution in aqueous solution containing HF, organic compounds, 
and H2O2 and its relevance to semiconductor DD patterning of copper interconnects.  
Such solutions are commonly used in the semiconductor industry for post plasma etch 
cleaning.  Furthermore, we focus on the influence of hydrogen peroxide on copper 
corrosion from a mechanistic and kinetic stand point.  Hydrogen peroxide is a 
common component in many cleaning formulations used for particle and residue 
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removal in the fabrication of IC devices116, 117, 118, 119, 120, 121, 122.  The chapter begins 
with a brief overview of principles and basic concepts of corrosion, Cu in particular.  
The discussion in subsequent sections focuses on methods used to quantify corrosion, 
corrosion prevention techniques, and copper dissolution kinetics and reaction 
mechanisms.  Several plausible models to explain the observed undesired copper 
deposition onto the ILD surface are also discussed. 
3.3  Properties of Copper 
Copper has played a significant part in the history of humankind, which has 
used the easily accessible uncompounded metal for thousands of years.  Copper is the 
only metal found in its metallic state ready for use, and it's relatively easy to shape.  
Copper softness is due to its face centered cubic atomic structure.  Copper can be 
alloyed with other metals to achieve hardness.  For example, bronze is an alloy of 
copper and tin, and brass is an alloy of copper and zinc.  Copper usage is second only 
to iron123,124.   
Copper has been one of the most important metals used in advancement of 
technology.  This is primarily due to its high electrical and thermal conductivity, 
second only to silver among pure metals at room temperature125.  Copper is a reddish-
colored metal; it has its characteristic color because of its band structure.  In its 
liquefied state, a pure copper surface without ambient light appears somewhat 
greenish, a characteristic shared with gold. When liquid copper is in bright ambient 
light, it retains some of its pinkish luster.   
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Copper is the first element of group IB of the periodic table, has atomic 
number 29 and occurs in two isotopes, 63Cu and 65Cu.  Copper occupies the same 
family of the periodic table as silver and gold, since they each have one s-orbital 
electron on top of a filled electron shell.  This similarity in electron structure makes 
them similar in many characteristics.  All have very high thermal and electrical 
conductivity, and all are malleable metals.  The presence of any impurities lowers 
copper's conductivity.  Copper oxides are unstable relative to other metals due to low 
free energy of formation. 
Copper has immense commercial importance.  Millions of tons are used 
annually.  Copper is used in many applications such as wires, coinage, tools, electrical 
conductor testing and casting alloys.  A principle use is in the electrical and electronic 
industries for interconnects applications96. 
3.3  Principles of corrosion: 
3.3.1  Definition:  
Corrosion of metallic materials is the destructive result of chemical reaction 
between a metal or metal alloy and its environment. 
3.3.2  Basic Concepts: 
At present, insufficient knowledge is available to predict with any certainty 
how a particular metal or alloy will behave in a specific environment.  The mechanical 
and physical properties can be expressed in terms of constants; the chemical properties 
of a given metal are dependent entirely on the precise environmental conditions during 
processing.  The relative importance of mechanical, physical and chemical properties 
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will depend in any given case on the application of the metal.  For example, for ULSI 
interconnect systems, electrical conductivity, adhesion, electromigration resistance, 
and corrosion resistance are of major importance. 
One can use thermodynamics, e.g., Pourbaix or E-pH diagrams, to evaluate the 
theoretical activity of a given metal or alloy provided the chemical makeup of the 
environment is known.   
3.3.3  Pourbaix Diagram 
E-pH or Pourbaix diagrams are a convenient way of summarizing much 
thermodynamic data and provide a useful means of summarizing the thermodynamic 
behavior of a metal and associated species in given environmental conditions.  E-pH 
diagrams are typically plotted for various equilibria on normal Cartesian coordinates 
with potential (E) as the ordinate (y axis) and pH as the abscissa (x axis)126.  For 
corrosion in aqueous media, two fundamental variables, namely corrosion potential 
and pH, are deemed to be particularly important.  Changes in other variables, such as 
the oxygen concentration, tend to be reflected by changes in the corrosion potential. 
The E-pH diagrams is simply designed for a metal/water system that shows the 
condition of oxidizing power versus the acidity or alkalinity (pH)127 ,128 ,129 .  The 
Pourbaix diagram describes the reaction of a metal in a water system to indicate 
regions of immunity, corrosion/dissolution, and passivation.  The diagram is 
constructed based on the Nernst potential of a metal versus hydrogen electrode and is 
plotted against pH of an electrolyte.  All possible reactions are shown in the diagram 
to indicate where each phase/species of a metal is present.  Figure 3.5 shows a diagram 
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for the copper and water system.  There are three main regions within the Pourbaix 
diagram:  corrosion, where metal in the form of cations and anions is present, passivity 
or passivation region where a stable metal oxide generally forms on the metal and 
finally, the immunity region in which the metal itself (reduced form) is present and no 
reaction occurs.  Within the Pourbaix diagram, two lines are also drawn where 
stability of hydrogen and oxygen gases and water is indicted to assist in potential 
reactions that may be expected.  The regions that allow for thermodynamically stable 
compound are referred to as the passive region. 
 





3.3.4  Pourbaix Diagram Limitations 
 For the usual conditions in areas on the Pourbaix diagram where corrosion is 
possible, no information on corrosion kinetics is provided by these thermodynamically 
derived diagrams.  The diagrams are derived for specific temperature and pressure 
conditions and selected concentrations of ionic species.  Most diagrams consider pure 
substances only; the presence of other species can form complexes with the metal. 
Therefore, additional computations must be made if other species are involved.  In 
areas where a Pourbaix diagram shows oxides to be thermodynamically stable, these 
oxides are not necessarily of a protective (passivating) nature131 , 132 .  Lastly, the 
Pourbaix diagrams as the one shown in Figure 3.5 have been established based on the 
behaviors of bulk copper and not copper thin films which are the focus of this 
investigation.  
3.3.5  Corrosion Properties of Copper: 
 Copper naturally occurs in the environment and it is obtained by reduction of 
its compounds.  It is not very reactive chemically based on the electrochemical 
series133, and oxidizes slowly in atmosphere at room temperature.  It has a relatively 
noble potential based on the EMF series and galvanic series134.  Very small amounts of 
copper added to a solution may cause considerable corrosion of more anodic metals 
elsewhere in the system105.  Copper alloys are more corrosion resistant than copper 
itself due to more protective and stable film formation.   
A thermodynamic warning of the likelihood of corrosion is obtained by 
comparing the standard potentials of the copper reduction, such as 
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Because equation (c) redox standard potential is more positive than ( )2 /E Cu Cu∅ + , it 
can drive its oxidation. 
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The above expression provides an indication at what pH the copper will have a 
tendency to oxidize. 
3.4  Experimental 
3.4.1  Substrate 
The experiments were performed using copper on blanket silicon wafers 
(Cu/Si) substrate. The copper film was uniformly deposited using typical industry 
electroplating (EP) equipment135, 136 followed by a chemical mechanical planarization 
(CMP) step to closely mimic the actual Cu surface during the DD process. The 
thickness of the Cu film is approximately 400 nm as determined by 4 point probe 
method (Surface resistivity meter, Gaurdian Manufacturing Inc., Model SRM-232) 
and cross-section SEM.     
3.4.2  Cleaning solution 
The electrochemical and dissolution experiments were performed utilizing a 
semiconductor cleaning chemical solution supplied by Ashland Chemicals, which was 
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composed of 93 wt% ethylene glycol, ~4 wt% ammonium fluoride, 0.033 wt% 
hydrofluoric acid (HF), and ~3 wt% water, known as Dilute EG3.  All experiments 
were carried out at room temperature (21°C).   
3.4.3  Surface Preparation  
Before proceeding with electrochemical or immersion experiments, a surface 
treatment with 0.49 wt% HF was carried out to ensure a clean surface. A set of 
screening experiments to investigate optimal dip time in HF solution for surface 
cleaning were conducted. A one minute HF treatment was found to be appropriate. 
This pretreatment renders a clean surface on which the native copper oxide is partially 
removed to expose a clean elemental copper surface.  Longer exposure (≈ 5minutes) 
of the wafer to HF did not alter the X-ray Photoelectron Spectroscopy (XPS) spectra, 
which exhibited peak due to Cu(I) and Cu(0). See Figure 3.16 (red line). 
3.4.4  Experimental Conditions                                                      
In the electrochemical experiments, copper corrosion was investigated under 
deareated, partially-deareated and non-deareated solution conditions.  In the 
immersion experiments several factors were investigated.  These included: Non-
deareated, deareated, aerated, addition of hydrogen peroxide (H2O2), and in the 
presence of organic corrosion inhibitors.  Deaeration was achieved by bubbling 
nitrogen through the solution, and aeration was accomplished by bubbling air into the 
solution.  Dissolved oxygen (DO) concentration measurements were performed using 
a digital oxygen meter (Traceable® Dissolved Oxygen Meter, Control Company, 
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Model RS-232).  In the dissolution experiments, copper concentration was monitored 
using ICP-MS.   
3.4.5  Electrochemical measurements 
Open-circuit potential and potentiodynamic experiments were carried out on 
the Cu/Si wafers.  The electrochemical experiments were conducted in a three-
electrode electrochemical flat cell. Platinum mesh was used as the counter electrode.  
All potentials were measured versus a saturated calomel electrode (SCE) which 
represents the reference electrode. Cu wafer with an area of 0.3 cm2 defined by a viton 
O-ring was used as the working electrode. A Princeton Applied Research Model 273 
potentiostat/galvanostat interfaced with an IBM compatible computer was used for 
data collection.  Corrware/corrview software (Scribner Associates) was used to 
conduct the experiments and the data analysis.  Experiments were performed in 
triplicates to ensure reproducibility.  For the deareated and partially-deareated 
experiments, nitrogen was bubbled into the solution in a round bottom flask and then 
transferred into the electrochemical cell.  The concentration of DO in the deareated, 
partially-deareated and non-deareated solutions is 0.6, 2.1, and 4.5 mg/l, respectively.  
3.4.6  Open-circuit potential experiments   
In these experiments, open-circuit potential (OCP) values or free corrosion 
potentials were determined for Cu by immersing the Cu/Si sample in to the cleaning 




3.4.7  Potentiodynamic experiments   
Polarization curves were obtained in order to determine the influence of the 
cleaning solution on the corrosion behavior of the investigated wafers. In each 
experiment, the potential was scanned at a rate of 10 mV/min in the anodic direction, 
starting from a potential level of 100 mV more negative than the open-circuit potential.   
3.4.8  Dissolution experiments 
Dissolution experiments were carried out using 16 cm2 (4 cm x 4 cm) 
copper/silicon wafer coupons in a 300 ml volume of cleaning solution.  Aliquots from 
the cleaning solution containing the copper wafer were collected for inductively 
coupled plasma mass spectrometric (ICP-MS) analysis at specific intervals to 
determine copper concentrations.  Experiments were performed in 3 replicates to 
ensure reproducibility. ICP-MS measurements were performed using the Agilent 
7500CS. 
The influence of a strong oxidant was investigated by the addition of H2O2 (J.T. 
Baker, Inc.) to the cleaning solution. The final H2O2 concentration in the solution was 
5%.  The effect of a commercial corrosion inhibitor, benzotriazole (BTA), was also 
investigated.  For such studies the cleaning solution contained BTA typically at 0.5% 
concentration level to suppress the copper dissolution in cleaning solution.  
3.4.9  Surface characterization 
SEM images and Energy Dispersive X-ray (EDX) analysis were performed 
using the Hitachi S-4700. Atomic Force Microscopy (AFM) images were produced 
using Atomic Force Profiler (Dimension, Model Vx 330).  The X-ray Photoelectron 
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Spectroscopy (XPS) survey spectra were obtained using a VG Scientific Theta Probe 
300. 
3.5  Results 
3.5.1  Electrochemical Corrosion Measurements 
3.5.1.1  Open-Circuit Potential Measurements 
The open-circuit potential (OCP) measurements for H2O2 containing, non-
deareated and partially deareated cleaning solution with Cu film as a working 
electrode are shown in Figures 3.6, a, b and c, respectively.  In all cases, the OCP 
decays exponentially to final equilibrium value suggesting that the copper thin film is 
becoming more active in these solutions. In the case of cleaning solution containing 
strong oxidizer, H2O2, the OCP value settles at 0.291V starting from 0.301V, i.e. about 





Figure 3.6  Figure 3. Open circuit  potential measurements for electrolytic solutions 
used; (a) in presence of 5% H2O2, (b) in an non-deareated (DO 4.5mg/L)  and 
(c)deareated (DO 0.6 mg/L) solutions. The corresponding OCPS are 0.29, 0.08 and –
0.005 Volts respectively.  Note the equilbriation period is longer in non deareated 
solutions. 
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3.5.1.2 Potentiodynamic Experiments                                                                                     
The results of the potentiodynamic experiments, namely: anodic polarization curves 
for copper obtained in the hydrogen peroxide containing, and partially-deareated and 
non-deareated cleaning solutions are shown in Figure 3.7 a and b, respectively.  
        
       
Figure 3.7  Potentiodynamic curves for copper thin films on Si in cleaning solution 
containing (a) H2O2 and under (b) non-deareated and deareated conditions. The dashed 
arrows indicate positions of OCPs while the full arrows indicate the corresponding 




3.5.2  Immersion measurements 
From a thermodynamic point of view, the electrochemical experiments 
indicated active dissolution of copper in the dilute EG3 solution.  Therefore, to 
complement the electrochemical work, Cu dissolution experiments employing ICP-
MS techniques were carried out to determine the dissolution rate and reaction kinetics 
of copper in dilute EG3.  
3.5.2.1  Dissolution experiments in non-deareated dilute EG3 
The experimental results for Cu dissolution in non-deareated dilute EG3 are 





















Figure 3.8  Cu dissolution in non-deareated dilute EG3 as a function of time.  
Dissolved oxygen concentration was 4.5mg/L. 
 
3.5.2.2  Copper Dissolution in aerated dilute EG3 
The experimental results for copper dissolution in aerated dilute EG3 are 






















Figure 3.9  Cu dissolution in aerated dilute EG3 as a function of time.  Dissolved  
oxygen concentration was 8.9 mg/L. 
3.5.2.3  Copper Dissolution in deareated dilute EG3 
The experimental results for Cu dissolution in deareated dilute EG3 are shown 



















Figure 3.10  Cu dissolution in deareated dilute EG3 as a function of time.  Dissolved 
oxygen concentration was 0.6 mg/L. 
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3.5.2.4  Copper Dissolution in non-deareated dilute EG3 in the presence of H2O2 
Copper dissolution results for the non-deareated dilute EG3 and in the presence 




















Figure 3.11  Cu dissolution in non-deareated dilute EG3 in the presence of H2O2 as a 
function of time. 
 
3.5.2.5  Copper Dissolution in non-deareated dilute EG3 in the presence of BTA 
Copper dissolution results for non-deareated dilute EG3 in the presence of an 


























Figure 3.12  Cu dissolution in non-deareated dilute EG3 in the presence of BTA as a  
function of time. 
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3.5.3  Surface characterization 
Since copper undergoes active dissolution in dilute EG3, it is important to 
study the surface characteristics of the copper thin film after the cleaning process. 
3.5.3.1  Atomic Force Microscopy (AFM) 
Atomic force microscopy investigation was carried out to complement the 
SEM work to determine if the dilute EG3 solution has any impact on the copper 
surface and confirm the type of corrosion, namely: uniform corrosion.  Localized 
corrosion, such as pitting corrosion is not observed in the atomic force microscopic 
images given in Figure 3.13 and 3.14 before and after immersion respectively, where 
the mean surface roughness before and after exposure to cleaning solution is 3.8 ± 
0.1 nm, and 0.82 ± 0.04 nm respectively.  
 
Figure 3.13  AFM image of the copper wafer before immersion in dilute EG3.     
 
 
Figure 3.14  AFM image of the copper wafer after immersion in dilute EG3.     
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3.5.3.2  X-ray Photoelectron Spectroscopy (XPS) 
The XPS spectra, Figure 3.15, show the surface compositional changes that take place 
before and after the cleaning treatment.  The vertical lines indicate positions for the 
various oxidation states of copper.  Virgin copper wafers show Cu2O while cleaned 
wafers indicate the presence of both Cu2O and Cu0.  The interface between copper and 
the cleaning solution differs in the presence of H2O2.  The XPS results shown in 
Figure 3.16 reveal a replacement of Cu2O with CuO on the copper surface, perhaps 
due to oxidation by H2O2. 
     
 
 
Figure 3.15  XPS spectra of the copper surface before and after surface treatments.  A 
line corresponds to wafer as received (control), B line is the XPS spectrum after 
surface treatment with 0.49% HF, the C and D lines correspond to wafers that were 




Figure 3.16  XPS spectra of the copper surface before and after wet cleaning solution 
treatments.  The A line corresponds to wafers that were dipped in dilute cleaning 
solution. B line corresponds to wafer processed in dilute cleaning solution containing 
5%H2O2.  The other lines correspond to wafers processed in cleaning solution with 
commercial organic corrosion inhibitor benzotriozol at different concentrations, C 
(0.1%) , D (0.5%), and E (1.0%).                
 
3.6  Discussion 
The OCP decays exponentially to final equilibrium value suggesting that the 
copper thin film is becoming more active in these solutions. In the case of cleaning 
solution containing strong oxidizer, H2O2, the OCP value settles at 0.291V starting 
from 0.301V, i.e. about 10mV change over 5 minutes.  The open-circuit stability 
indicates that the corrosion of copper is under activation polarization.  Intersection of 
the OCP on the potentiodynamic curve shown in Figure 3.7a indicates that the copper 
is under active corrosion.  The shift of corrosion potential to a nobler potential in 
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Figure 3.7a, in comparison to deareated and non-deareated samples (Figure 3.7b), is 
consistent with the effect of a strong oxidizer137 on active-passive corroding system.  
The time scale for establishing OCP is longer in a non-deareated solution 
implying a diffusion controlled process.  The OCP potential change in a non-deareated 
solution is ~30 mV taking place over 25 min duration.  In addition, comparing the 
OCP value to the active potential values in the polarization curve of Figure 3.7 
indicates that copper is active at the open circuit potential.  The OCP values depend 
upon concentration of dissolved oxygen.  Any reduction in oxygen concentration 
results in reduction of limiting current density and potential values for the cathodic 
reaction causing the open-circuit decay.  This indicates that corrosion of copper is 
under concentration polarization.  In the deareated solution, the potential change is 
only ~10 mV during first few minutes and reaches a steady state after ~5min.  The 
open-circuit stability shows that the corrosion of copper is under activation 
polarization. 
The potentiodynamic polarization curves show that the corrosion of copper in 
the cleaning solution increase to 0.2 V is affected by dissolved oxygen (DO) 
concentration. Higher current values are observed for Cu in non-deareated solution up 
to 0.2 V.  Above this potential, the current values are similar for Cu in the deareated 
and non-deareated cleaning solutions.  The shape of the anodic polarization curves for 
Cu in the deareated and oxygen-containing solutions is different from each other.  In 
the deareated solution, the current values increase with increasing the potential values 
above ~0.05 V.  This indicates the presence of an active region in which metal 
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dissolution takes place.  In the non-deareated solutions, the current values increase 
with increasing potential values from ~-0.02 V to 0.12 V indicating the presence of an 
active region.  Then, the current values decrease with increasing potentials to ~0.14 V 
indicating the presence of an active-passive region. A constant current is observed 
between _~0.14 V and ~0.17 V indicating the presence of a passive region.  Above the 
passive region, the current values increase with increasing the potential values applied.  
The critical passivation current (10-4 A/cm2) is slightly higher in the non-deareated 
solution than that (`8.5 x 10-5 A/cm2) in the partially-deareated solution.  In the active 
region, Cu2+ is likely formed, which is supported by the Pourbaix diagram for Cu-
water system138.  Relatively high current is observed in the passive region.  This 
indicates that non-protective film is formed on the surface.  Given the sensitivity of the 
potentiodynamic scans to dissolved oxygen, the film could be due to formation of 
oxide(s) of copper, as explained in the next section. 
The shift in corrosion potential for peroxide containing solutions is high 
extending well above 0.2V.  Above 0.287 V, the current increases with potential an 
indication of an active region.  However unlike the non-deareated/partially deareated 
samples, no clearly defined active to passive transition is visible in the plot.  The low 
corrosion current density observed at corrosion potential is consistent with lower 
copper dissolution rates measured by ICP-MS.  These potentiodynamic polarization 
experiments were analyzed by employing Corrview software to determine the 
corrosion rate in terms of the corrosion current density (Icorr) using Tafel slopes.  The 
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corrosion rates for the deareated and non-deareated experiments are 0.80 ±0.04 
A°/min. and 2.0 ± 0.1 A°/min. respectively.   
The XPS spectra, Figure 3.14 indicate the presence of Cu2O for Virgin copper 
wafers, while cleaned wafers show both Cu2O and Cu0.  This suggests that the attack 
of HF on Cu2O may initiate the corrosion process, due to a favorable ∆G (≈- 379   
kJ/mole) of the reaction.  Two possible mechanisms explain the observation of Cu0 in 
the XPS data.  First, stripping Cu2O by HF in the cleaning solution could expose the 
underlying Cu0, or second, the disproportionation of Cu+1 species (from the HF 
reaction) could give rise to Cu0.  Both mechanisms predict that Cu(II) species should 
be present in the cleaning solution.   
 To test these models and to complement the electrochemical experiments, 
which indicated active dissolution of copper, we monitored the buildup of copper ions 
in the cleaning solution using ICP-MS.  These curves can be fitted to pseudo first 
order kinetic process.  The measured dissolution rates from the extrapolated slopes of 
the concentration vs. time curves at t=0, yield values of 10 ppb/min in a non-deareated 
solution and 1ppb/min in a deareated solution.  The rate of copper dissolution is thus 
strongly dependent on the oxygen concentration.  These findings are in qualitative 
agreement with electrochemically determined corrosion rate of 2 A˚/min and 0.8 
A˚/min, when corrected for the differences in geometric surface areas of samples. 
The dissolution rate declines precipitously when a high H2O2 concentration is 
introduced in a non-deareated cleaning solution.  The ICP-MS data analysis yields a 
very low copper dissolution rate of 0.15 ppb/min.  At such extremely low dissolution 
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rates, on the timescale of experiment, lead to an apparent zeroth order (straight line) as 
opposed to the first order kinetics as seen in non-aerated/deareated solutions.  
Corrosion rate calculation of the polarization curve shown in Figure 3.7a, give a 
corrosion rate of 0.3 A˚/min, a value that is much lower than either the deareated or 
the non-deareated samples discussed before.    
On a molecular level, the interface between copper and the cleaning solution 
differs in the presence of H2O2.  The XPS results shown in Figure 3.15 reveal a 
replacement of Cu2O with CuO on the copper surface, perhaps due to oxidation by 
H2O2.  Similar observations were made by Vazquez et al139 some time ago, who 
suggested that the peroxide reduction rate is significantly reduced in the presence of 
CuO in neutral/basic solutions. The slowdown in a cathodic reduction process would 
in turn reduce the anodic corrosion rate of copper.  The lack of Cu(0) peak in the XPS 
spectrum indicates that a thicker CuO film covers the copper surface perhaps due to 
the high concentration of hydrogen peroxide used in this study.  The shift of the 
corrosion potential to nobler values is consistent with peroxide reduction (E0 = 1.776 ) 
being coupled to an anodic Cu oxidation, supplanting the normal cathodic oxygen 
reduction (E0 = 1.229) mechanism.  At the observed OCP in the peroxide containing 
solution, the Pourbaix diagram for copper would predict a stability and possible 
passivity conferred by CuO.  The XPS data in Figure 3.15 shows that CuO is only 
observed in peroxide containing solution thereby confirming the prediction of 
Pourbaix diagram.  Thus, an interfacial CuO may provide an effective 
corrosion/dissolution barrier in the cleaning solution containing peroxide.  An 
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alternate mechanism of surface passivation 140  in the cleaning solution containing 
oxidizer H2O2 could be due to its higher oxidizer concentrations compared to the 
experiments involving dissolved O2.  Therefore, in summary, de-aeration/use of H2O2 
can provide a successful strategy for cleaning formulation which protects the 
interconnect material.  
These observations could be rationalized in terms of the following set of chemical 
reactions:  
   2Cu  +  1/2 O2    Cu2O       ∆fG = - 146                        (3-1) 
 Cu2O  +  2HF    Cu2F2  +  H2O                 (3-2) 
 Cu2F2       CuF2  +  Cu0          E =0.37V        ∆G =  ~ -10 Kcal/mol           (3-3) 
 Cu + 1/2O2  CuO                             ∆fG = - 129.7                         (3-4) 
CuO  +  2HF    CuF2  +  H2O                (3-5) 
 Reactions 1-4 explain why the dissolution rate is oxygen dependant.  The 
second reaction postulates formation of Cu1+ species in solution through the attack of 
HF on Cu2O, the third reaction describes the disproportionation reaction (eq. 3) that 
causes immediate deposition of Cu and creates Cu2+ species.  In the presence of H2O2, 
presumably surface cuprous oxide is oxidized to CuO or Cu is directly oxidized to 
cupric oxide which in turn is, slowly attacked by HF to form cupric fluoride (eq. 4, 5) 
which in solution can't disproportionate.  Thus H2O2 may be help reduce copper 
deposition by quenching reaction 3. 
Literature data indicates that in HF based chemistry, CuF3- ions are 
predominant species141.  Therefore, other possible reactions shown in table 3.1 for the 
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formation of dissolution products in the dilute EG3/Cu system were developed.  
Directions of those reactions were determined by calculating changes in standard 
Gibbs free energy (∆Gº).  However, the mechanism proposed for the deposition of 
copper (eqn. 9) are not relevant since the exposed surface of the wafer is not Si but its 
SiOx. 
Table 3.1  Reactions showing CuF3- formation and possible Cu deposition mechanism.  
           Cu2+ + 3F-   CuF3-                      (3-6) 
           Cu + 3HF + 1/2 O2   HCuF3 + H2O                          (3-7) 
 
           Cu + 2H+ + 3F-   CuF3- + H2O         ∆Gº = -188.5 KJ/mole           (3-8) 
Mechanisms of Cu deposition: 
            Si + 2CuF3-  Cu + SiF6-    ∆Gº = -624 KJ/mole            (3-9) 
 
3.6.1  Factors Effect Thin Films Copper Corrosion  
  Copper corrosion studies have been undertaken for decades.  Most of the 
research up until recently was done utilizing bulk copper.  The focus of this work was 
to investigate the corrosion behaviors of copper thin films.  The corrosion behaviors of 
bulk copper and the techniques used to determine corrosion rates are not fully 
consistent with copper thin films.  Copper thin films may behave significantly 
different due to thin film characteristics such as the crystallographic orientation and 
grain boundary volume, which are induced by stress and strain in the film, which is 
influenced by the deposition method.  
Furthermore, with respect to dissolution rate, and dissolution mechanisms, the 
behaviors of blanket copper thin film wafers may not reflect strongly the behaviors of 
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a patterned wafer during processing.  The corrosion behaviors of dual damascene 
copper interconnect structures is governed by a combination of physical and chemical 
factors that are influential on the type of copper corrosion.  These factors are 
summarized in the schematics given in Figure 3.17.     
 
 
Figure 3.17  Factors influencing copper interconnects corrosion. 
3.6.2  Copper Corrosion Modes in Interconnects Structures   
 The various potential modes or types of corrosion involved in an interconnect 
damascene structure are illustrated in Figure 3.18.  Corrosion mechanisms and 
behaviors can become significantly more complex when considering the underlying 
interdependency of the aforementioned factors.  For example, optimizing the 
deposition process of copper to achieve maximum conformality and uniformity may 
impact the corrosion resistance performance of the copper interconnect system.       
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Figure 3.18  Modes of Cu corrosions that can take place in copper damascene 
structures. 
 
3.6.3  Copper Precipitation/Deposition Mechanisms   
It is conceivable that more than one mechanism is responsible for copper 
precipitation/deposition onto the ILD surface as presented in Figure 3.3.  The 
occurrence of more than one mechanism at different regions of the processed wafer is 
feasible.  The mechanism at which copper deposition/precipitation occurs can be 
attributed to factors such as surface properties, geometry of structures exposed, 
patterning density, etc…  In addition to these factors, a series of radiochemical tracer 
studies by Kern142 suggested that the metal depositions on silicon surfaces depend on 
the immersion time, temperature and chemical compositions of the etching solutions.  
A number of plausible mechanisms may explain the phenomenon of copper 
deposition/precipitation onto the wafer surface.  The source of copper can be attributed 
to precipitation of copper complexes from the cleaning solution, Plasma etch creates 
residue on the surface and Electroless deposition of copper Cu++  Cu0 in which 
copper can plate out of the solution during the wet cleaning and etching process.143, 144, 
145, 146, 147, 148
.  Our studies imply that an electroless deposition involving the reduction 
of cupric ions can be avoided by having an oxidizing species, such as H2O2 present in 
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the cleaning solution provided it is compatible with other solution-exposed interfaces 
on the wafer.  An additional source of copper deposits on wafer surface may arise 
from surface mediated nucleation and growth of copper complexes.   
It is quite clear that in order to prevent the formation of copper rich residue on 
the ILD surface, copper corrosion must be prevented.  Maintaining low copper 
concentrations allows maintaining these species below their solubility limits.  
Similarly, the harmful role of metallic contaminants in creating undesirable deposits is 
well established for bare silicon wafers149, 150, 151, 152, 153, 154, 155, 156 in support of front-
end-of the-line (FEOL) processing.  This present study underscores analogous effects 
of the wafer surface contamination due to products of Cu interconnect corrosion in 
BEOL. 
One of the limitations of the present study is that it utilized blanket (non-
patterned) wafers and not the copper damascene patterned wafers.  It is known that the 
nanoscaled patterns may exhibit higher corrosion rates157 since the dissolution rates 
are expected to be dependent on a number of physical factors and film characteristics 
such as curvature (Kelvin effect), grain size, texture, geometry, and microstructure158, 
159
.  Furthermore, with ever decreasing size of the features on the wafer surfaces, these 
features provide sites for heterogeneous nucleation.  Even with respect to this 
enhanced deposition mechanism, reducing solution borne copper concentration, 
lowers the degree of supersaturation and hence the probability of nucleation events.   
In addition to deareation and the use of H2O2, one may contemplate using 
corrosion inhibitors such as benzotriazole (BTA) to passivate the copper surface and 
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prevent copper dissolution. We have established through ICP-MS based dissolution 
studies shown in Figure 3.11, that such corrosion inhibitors indeed reduce the copper 
dissolution rates.  However, the mechanism for the dissolution suppression appears to 
be different from that observed in the peroxide containing solution.  When the 
corrosion inhibitor are used the copper surface displays Cu(I) oxide (as shown in 
Figure 3.15),  and presumably, the inhibitor film between copper surface and cleaning 
solution provides the corrosion resistance.  Nevertheless, the introduction of such 
corrosion inhibitors in the cleaning solution could potentially lead to carbon deposits 















II.  A Kinetic Study of Copper Thin Film Dissolution 
 Thin film copper dissolution and reaction kinetics were investigated by 
monitoring Cu+2 employing ICP-MS and oxidation states of copper on Si wafer 
surface by XPS.  A kinetic scheme involving cathodic reduction of oxygen and anodic 
oxidation of Cu0 and Cu+1 is proposed that is consistent with experimentally 
determined reaction kinetic orders.  
To probe further how the oxidizing agents such as oxygen can affect the 
corrosion process, time dependent Cu+2 concentration was investigated as shown in 
Figure 3.19.  Here, an initial increase in the copper concentration was followed by 
significant slower rates of dissolution at later times.  This trend was quasi-universal 
regardless of the oxygen concentrations and it is better discerned on a log scale, as 
shown in Figure 3.20.  It should be noted that the concentration of Cu+2 at longer times 
is dependent on the dissolved oxygen concentration.  Therefore, the ICP-MS 
measurements of copper concentration were supplanted with oxygen concentration as 
a function of time and the number of wafers.  This data appears in Figure 3.21.  The 
objective was to probe whether a steady state concentration of O2 [i.e., d[O2]/dt=0] is 
reached in the cleaning solution.  Figure 3.21 presents the results for cleaning 
solutions that were isolated from the open air.  The results show that within 300 
minutes, a timescale comparable to the initial surge in copper dissolution shown in 
Figures 3.19 and 3.20, the corresponding oxygen concentration in the cleaning 
solution decreases and reaches a steady state.  In the same solution, two more wafers 
were added at t=8700 minutes and the system was again isolated from air.  Resulting 
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decline in O2 concentration occurred on the similar timescale reaching a new lower 
steady state of oxygen concentration (≈1.5ppm).  It is clear, therefore, that the 





















Figure 3.19  Cu dissolution in aerated clean solution as a function of time.  The DO 

























Figure 3.20  Cu dissolution in aerated and deareated clean solution as a function of 
time. The DO concentrations were 8.9 and 0.6 mg/L in the aerated and deareated 
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Figure 3.21  DO Concentration in the clean solution in a sealed container as a 
function of time and Cu surface area. 
 
The essential component of the cleaning solution is HF.  It can attack exposed 
oxide surfaces of copper and silicon thereby functioning as a cleaning agent provided 
the duration of cleaning is precisely controlled.  Thermodynamically, the free energy 
of formation for CuF2 from Cu0 or Cu+ is negative.  However, in our prior 
electrochemical studies, it was noted that electrochemically formed CuO film confers 
a degree of passivity to the copper film; while aerated and non-deareated solutions 
generally corrode at appreciable rate.    
A simple electrochemical model of the dissolution process is proposed in 
Figure 3.22.  It depicts cathodic reduction of oxygen coupled with anodic oxidation of 
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Given that our XPS data always shows presence of Cu+1 species, see Figure 
3.14, oxidation of Cu0 Cu+1 through formation of cuprous oxide might be the rate 
limiting process.  Thermodynamically the following reaction steps are energetically 
feasible. 
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 The disproportionation of Cu+ species is a well known effect observed with 
other copper halides, although it has never been firmly established in the case of Cu2F2.  
Disproportionation is consistent with the observed copper rich residues (Figure 3.3) on 
the ILD surfaces, although it does not prove its occurrence.  In the above reaction 
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schemes we emphasize the role of O2 in corrosion process through the formation of 
Cu2(OH)2 and its decomposition in the presence of HF. 
 
Figure 3.22  A simple electrochemical model of the dissolution process showing the 
cathodic reduction of oxygen coupled with anodic oxidation of Cu 0  or Cu+1 that lead 
to the formation of Cu2+ species in the cleaning solution.   
 
 To further develop molecular mechanism of kinetics of copper dissolution we 
focus on the short-time behavior.  This is directly relevant for semiconductor 
processing, as typically wafers are expected to be cleaned in less than 5 minutes.  To 
study the kinetics in this time region, a method of initial rates was employed where the 
d[Cu+2]/dt was determined by drawing a tangent to copper concentration vs. t curve in 
the limit t→0. This is shown schematically by the dotted line in Figure 3.19.  Under 
these conditions a general rate equation for appearance of Cu+2 species in the cleaning 
solution can be written as: 
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Here n and m are the reaction orders with respect to dissolved oxygen (O2Sln) and HF 
concentration respectively.  Figure 3.23a depicts ln-ln plot of the copper dissolution 
rate versus the O2Sln concentration in a fixed HF concentration (note dissolution rates 
are in ppb/minute, while concentration of HF is in high 100’s of ppm range).  
Similarly for fixed oxygen concentration (<10ppm range) in well stirred cleaning 
solutions, the dissolution rate was determined as a function of HF concentration, 
Figure 3.23b.  The measured values of n≈m≈1. 0±0.1.  Also plots of ln(O2-O2SS) (O2SS 
denotes a steady state concentration of O2Sln) versus time were linear (not shown) 
implying a first order rate process for the decrease in O2 concentration presented in 
























Figure 3.23  Cu dissolution order kinetics with respect to DO and HF concentrations 
in (a) and (b) respectively.     
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The corresponding kinetic analysis is presented in appendix A.  It provides the 
following simple rate expression for copper dissolution:      
( )
ln2
0 1 2 3 2
3 2 2
2 2 2
2 [ ][ ][ ] [ ( ) ][ ]                                         (3.14)
eq eq s
eq
k k k k O HFd Cu k Cu OH HF






 In this analysis, the kinetic rate of adsorbed O2 dissociation as well as the rate 
of Cu2(OH)2 formation provides the plausible rate determining steps.  This expression 
is consistent with observed rate law, although we have not detected the postulated 
intermediates such as Cu2F2 or Cu(OH)CuF in our experimental work.  In view of 
these considerations, we have not further modeled the detailed kinetics that could 
includes the second oxidation step involving oxygen for the Cu+ species (see eqn. 3.11 
above), as it would entail postulating additional intermediates (e.g. H2Cu2F4 )etc.  
Nonetheless, if the branching ratio of Cu2F2 favors disproportionation then the kinetic 
analysis presented above becomes applicable to mechanistic model of copper 
corrosion and deposition of undesired copper-rich residues on the ILD surfaces in the 
HF containing cleaning solution.   
 Here, the findings of this work were compared with an early study of copper 
electrolyte interface by Chan et al160.  In this classic work it was noted that surface 
oxide Cu2O formation is detected in basic/neutral pH conditions while in acidic 
conditions formation Cu-X species is more commonly observed161,162,163,164.  Chan et 
al observed that even in acidic conditions adsorbed oxygen species as opposed to 
oxide formation was detectable in surface enhanced Raman studies.  However, near 
neutral pH both formation of oxide as well as halides of Cu+1 were suggested.  In this 
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scenario copper oxidation is driven by halides.  The following sequences can be 
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In this scheme copper oxidation is driven by F- attack and compensating oxygen 
reduction is postulated.  This mechanism does not lead to first order kinetics with 
respect to HF and dissolved oxygen.  Given that our cleaning solution exhibits a pH 
that is nearly neutral (pH=6.8), the formation of Cu2(OH)2 (i.e., eqn. 3.13c) is 
expected to dominate the dissolution kinetics as was suggested in equation 3.13.  This 
is also consistent weak passivation layer that observed in the potentiodynamic studies.  
Assuming that such layer is made of porous oxide film, the attack of HF as well as 
oxygen access to the underlying copper surface appears feasible.  A more detailed 
verification of these models would require systematic studies that involve variation of 
pH of the cleaning solution to observe differing kinetic exponents n and m consistent 
with reaction sequences presented in equation 3.15.  Such studies are beyond the scope 
of the present investigation. 
3.7  Summary 
 Potentiodynamic polarization experiments carried out in the cleaning solution, 
show active, active-passive, passive, and transpassive regions.  Use of organic 
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corrosion inhibitors, deareated solutions and possible use of H2O2 provides an 
effective method to reduce corrosion rates and copper concentration in cleaning 
solution.  H2O2 addition to the cleaning solution appears to be very beneficial by 
creating a CuO film that is resistant to attack by HF.  The incorporation of H2O2 
provides an additional advantage by enhancing the cleaning solution’s ability in 
removing particles and residue.  Furthermore, a simple kinetic model is proposed for 
copper dissolution during wet chemical etch process.  It predicts a first order kinetics 
with respect to dissolved oxygen and HF, the two key ingredients involved in 
corrosion of copper.  If dissolved oxygen is eliminated or if protective CuO is formed 




























Titanium Assisted Dual Damascene Patterning of Advanced Copper Interconnects 
and Selective Wet Etch Concepts 
 
 
4.1  Introduction 
 The focus in this chapter and consecutive chapters is restricted to a novel 
formulation designed to selectively strip patterned titanium thin film without 
impacting key interconnect/transistor materials.  The concepts and learnings 
developed in chapter 3, particularly those pertaining to corrosion characterization and 
corrosion prevention of copper thin films are extended to investigate the corrosion 
behaviors of titanium and tungsten thin films and their relevance to future ULSI 
process technologies. 
The chapter begins with a description of titanium assisted dual damascene 
patterning of copper interconnects process.  The concepts of etch rate and wet etch 
selectivity and compatibility in the integration of titanium hard mask and its relevance 
to advanced logic process technology is then presented.  Finally, the properties and 
corrosion behaviors of Ti and W are discussed.  As previously pointed out, Ti and W 
are the metals of interest for the first layer of Ti assisted DD patterning interconnects.  
Therefore, the developed formulation must be capable to strip Ti while exhibiting no 
reactivity towards W.  For upper interconnect layers, copper compatibility must be 
demonstrated by the wet etch chemical formulation.   
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As discussed in details in chapter one, one of the many benefits associated with 
the incorporation of a metal hard-mask (MHM) in the integration of advanced logic 
process technology for dual damascene patterning of copper interconnects is to control 
via flare.  The industrie’s migration to low-K ILD materials imposed considerable 
difficulties due to their weak mechanical strength and the associated susceptibility to 
flare the top of the via or to cause deformation in the via profile during the etch 
process, as shown in Figure 4.1165.  The via etch profile impacts reliability through its 
effect on the continuity and conformality of the metallic copper diffusion barrier to be 
deposited.  Moreover, a MHM allows for a wide process window for etch rate control, 
permits for etching high aspect ration structures with robust profiles, protects the ILD 
material from damage induced by the plasma etch process, and acts as an interface 
between the ILD and photoresist during both the via and trench patterning steps.  This 
is critical when polymer ILDs are used, since dry etch selectivity between photoresist 
and polymer ILD is difficult to attain.  The etch strategy relies on consuming most, if 
not all of the photoresist during the via/or trench etch process.  Under such 
circumstances, the presence of the hard-mask prevents the via and trench etch 
chemistry from attacking the polymer ILD in the masked regions of the wafer when 
the photoresist is consumed.  This demand leads to the concept of cap layers, which 
may be used concurrently as hard-mask166.  A dual hard-mask approach167,168,169, and  
triple hard-mask integration schemes170,171,172 are also proposed for patterning DD 




Figure 4.1  SEM micrograph of an electrically failed via. Via profile affects barrier 
deposition. Note that in addition to the degraded via profile, there is a high level of 
striation inside the 193-nm via. 
 
 To fully realize the aforementioned benefits of employing a hard-mask, a 
metallic hard-mask must be used.  Conventional inorganic hard-masks (e.g., SiO2, 
SiC…) are inadequate advanced interconnect systems in the sub 50 nm and beyond, 
due to their low selectivity and severe faceting generated during the dielectric etch 
processes173.  New metallic materials such as Ti, TiN, TaN, etc..., have a different 
chemical nature than dielectric material allowing for better hard mask capabilities174 
than conventional inorganic hard-masks.  The work of this dissertation focuses on 
titanium HM.  The overall advantage of employing MHM, enables further 
miniaturization which allows for the increase in component density.  A visual 
illustration of the technology trend and miniaturizing is illustrated in Figure 4.2.  
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Figure 4.2  Schematic cross section of an IC showing the Technology miniaturizing 
trend175.  
 
4.2  Titanium Assisted DD patterning of advanced copper interconnects  
The arrival of process technology in the sub 50 nm mandated the adoption of a 
titanium hard-mask to meet miniaturization requirements.  Although the industry was 
united in its adoption of DD as the method of choice for manufacturing copper 
interconnects, several integration schemes and material stacks were proposed and 
implemented.  The two most widely used are the trench-first and the via-first schemes.  
On the other hand, the material stack may contain multiple etch stop (ES) layers 
and/or hard masks (HM).  This dissertation focuses on the via-first integration scheme 
with a single ES layer and a single metal hard-mask layer as this is the most cost 
effective approach in manufacturing high-performance microprocessors176,177,178. 
The process flow of a simple, two transistors, and two-layer interconnect system 
involving the integration of titanium hard-mask is illustrated in Figure 4.3.  In (a) The 
vias are patterned, in (b) The trenches and vias patterning is complete, (c) shows the 
photoresist and light absorbing material (also known as anti-reflective coating (ARC)) 
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films are stripped, and the etch stop layer is etched at the bottom of the vias to expose 
the tungsten.  Note the ES layer is a unique feature in the DD integration and 
patterning process.  The primary function of this layer is to act as a diffusion barrier 
that inhibits copper diffusion into the ILD.  It allows the film to seal and protect 
underlying copper from wet chemicals used during the patterning process and 
improves reliability.  The ES layer also functions as a layer in which the via etch 
process terminates.  This functionality is also needed to prevent etching into the ILD 
beyond desired via depth in the case of unlanded vias, where interconnect design rules 
allow for a via to partially land on the underlying metal layer, as illustrated in the 
Figure.  In (d), the metal hard-mask and plasma etch polymer/residue are removed, 















Figure 4.3  Schematic cross section of DD patterning steps involving a metal hard-
mask. (a) The via is patterned, (b) The trench is patterned, (c) photoresist and light 
absorbing material films are removed, and the etch stop layer is etched at the bottom 
of the vias exposing the W, (d) The metal hard-mask and polymer/residue are removed, 
and (e) The copper diffusion barrier (DB) and copper are deposited in the vias and 
trenches.  
 
4.3  Basic Wet Etching Terminology 
In the IC manufacturing industry, a wet etch process refers to the employment 
of liquid etchants (chemical solutions) to remove an unwanted material such as a 
residue/polymer or a thin film from the surface of a wafer.  Wet etching is isotropic or 
multidirectional, which indicates that the film or material is etched at an equal rate in 
all directions.  In contrast, plasma etching is known to be anisotropic or unidirectional.  
The immersion and spray methods are the two most widely used wet etch process 
techniques in the fabrication of semiconductor devices.  In the immersion method, the 
wafers are immersed in a tank that contains the chemical solution and is usually a 
batch process since several wafers are processed at the same time.  On the other hand, 
the spray method is typically a single-wafer processing technique where the wafer is 
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sprayed with the chemical solution while rotating.  Key parameters defining the 
etching processes are discussed below. 
4.3.1  Etch Rate 
 The etch rate for a material in a particular wet etch chemical solution is 
intuitively defined as how fast is a material or a film is removed from a surface.  The 
etching rate is limited by two fundamental mechanisms, diffusion or kinetic 
(activation).  The diffusion mechanism is reactant/product controlled and it is sensitive 
to agitation where the reactants are transported to the surface, surface reaction takes 
place, and products are transported from the surface.  The activation limited scheme is 
dependent on surface reaction rate constant.  The rate of etching is given by 
   Rate = Ro exp[-EA/kBT]              (4-1) 
Where Ro is the rate constant and depends on reactant density, EA is the activation 
energy, kB is the Boltzmann’s constant, and T is the temperature.   
The etch rate of a certain material is dependent on the composition of the wet 
etch chemical composition, concentration, and temperature.  Advantages and 
disadvantages of wet etching have been well defined179,180.  Variation of etch rate with 
respect to age of the chemical solution and/or the age of the solution in the process 
bath, non uniform etching, and loading effects are some of the limitations that must be 
identified and characterized in order to achieve a successful wet etch process with 




4.3.2  Wet Etch Selectivity 
Selective wet etch chemical solutions are essential to device design and 
manufacturing of advanced ULSI technologies.  The ability to selectively remove an 
unwanted material or strip a thin film layer while maintaining critical dimension (CD) 
control and compatibility to surrounding structures, and underlying layers is crucial 
for a successful ULSI manufacturing technology.   
When designing a wet etch process, the etch rate of each material to be etched 
must be known.  Knowing the etch rates of other materials that will be exposed to the 
wet etch solution, such as masking films, surrounding structures, and underlying 
layers enables an etch process to be chosen for good selectivity (high ratio of etch rate 
of the target material to etch rate of the other material) if one exists.  Etch selectivity is 
defined as: 
  Selectivity  =    ERTarget material /  EROther material                                    (4-2)                          
While several large literature-review compilations of wet etch solutions that target 
specific materials have been made,181,182 they only report etch rates in some cases, and 
rarely have corresponding selectivity information. 
 The incorporation of Ti into the manufacturing process of advanced 
interconnects systems created the need for wet chemistries that address the selectivity 
requirements.  Since wet etch chemistries that address this challenge did not exist, a 
selective wet etch chemical formulation capable of selectively stripping patterned Ti 
was developed throughout the course of this dissertation.  The requirements for the 
selective wet etch chemistry are: 1) Must strip a patterned Ti thin film hard-mask layer 
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with no adverse impact towards W, ILD (SiOx, Si3N4, CDO, and SiC) for Via 0/Metal 
1 (V0/M1) patterning, can also be referred to as first layer or first level of 
interconnect, 2) Must strip the thin film metal hard-mask layer with no impact to Cu, 
ILD (SiOx, Si3N4, CDO, and SiC) for all upper interconnects layers beyond the metal 1 
layer, and 3) Remove residue/polymer present on the surface as a result of the plasma 
etch process.  
4.4  Metals of Interest - Ti, W, and Cu 
The properties and corrosion behaviors of titanium and tungsten are briefly 
discussed in this section, since much of our focus will be restricted to these two metals.  
Some of the basic characteristics of titanium and tungsten are listed in table 4.1183.  A 
lengthy discussion for copper was presented in chapter 3.  The knowledge acquired 
from the copper corrosion characterization/prevention investigation was applied in 
developing the Ti selective wet etch chemistry which exhibits compatibility to key 
interconnects/transistor components.   
Table 4.1  Some important characteristics of titanium and tungsten 
 Ti W 
Density (g/cm3)  4.506 19.25   
Melting point ˚C 1668 3422 
Boiling point ˚C 3287 5555 
Heat of fusion kJ/mol 14.15 52.31   
Heat of Vaporization kJ/mol 425 806.7 
Crystal structure hexagonal cubic body centered 
Electronegativity (Pauling 
scale) 1.54 2.36 
Electrical resistivity  (20 °C) 0.420 µΩ·m (20 °C) 52.8 nΩ·m  
Thermal conductivity 
W/mK (300 K) 21.9 (300 K) 173   
Thermal expansion µm/mK (25 °C) 8.6 (25 °C) 4.5 
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4.4.1  Titanium 
 Titanium is recognized for its high strength-to-weight ratio184.  It is a strong 
metal with low density that, is quite ductile (especially in an oxygen-free 
environment)185, lustrous, and metallic-white in color.  The relatively higher melting 
point (over 1649 °C) makes it useful as a refractory metal.  The most noted chemical 
property of titanium is its excellent resistance to corrosion; it’s capable of 
withstanding attack by acids, moist chlorine in water but is soluble in concentrated 
acids 186 .  While the Pourbaix diagram (Figure 4.4) shows that titanium is 
thermodynamically a very reactive metal, it is slow to react with water and air.         
 
Figure 4.4  Potential-pH diagram of Ti in water system. 
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4.4.2  Tungsten 
 In its raw form, tungsten is a steel-gray metal that is often brittle and hard to 
work.  But, if pure, it can be worked easily187.  Of all metals in pure form, tungsten has 
the highest melting point (3422 °C, 6192 °F), lowest vapor pressure and (at 
temperatures above 1650 °C) the highest tensile strength188.  Tungsten has the lowest 
coefficient of thermal expansion of any pure metal.  The pure form is used mainly in 
electrical applications, but its many compounds and alloys are used in many 
applications.  Elemental tungsten resists attack by oxygen, acids, and alkalis189.  The 
most common formal oxidation state of tungsten is +6, but it exhibits all oxidation 
states from -1 to +6190.  Tungsten typically combines with oxygen to form the yellow 
tungstic oxide, WO3, which dissolves in aqueous alkaline solutions to form tungstate 
ions, WO42−.  Figure 4.5 shows the Pourbaix diagram for tungsten.  
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Figure 4.5  Potential-pH diagram of W in water system. 
Pourbaix diagrams are useful tools that provide guidance or a starting point for 











 CHAPTER 5 




5.1  Introduction   
The development of a robust titanium selective wet etch chemical formulation 
is herein discussed in details.  The formulation is HF based chemical solution that 
exhibits unique selectivity behaviors and in compliance with interconnects fabrication 
requirements, in which a metal hard-mask is integrated for the first time to 
manufacture high-performance interconnects systems to enable a reliable fabrication 
process of advanced ULSIs.  The ability to etch a titanium hard-mask without 
adversely impacting key interconnects structures has been successfully demonstrated.  
The wet etch formulation was developed to addresses the problem of selectively 
stripping thin, patterned Ti layer and removing post dry etch residues/polymers from a 
substrate with superior compatibility towards W, Cu, silicon oxide, glass silicate, 
carbon doped oxide, and porous ILD films.   
The most distinctive characteristic of the developed formulation is that, it 
contains hydrofluoric acid as one of the constituents.  Yet, it exhibits exceptional 
compatibility to silicon oxide and doped silicon oxide dielectric materials in which a 
zero etch rate was achieved.  This unique characteristic must be emphasized, since HF 
containing wet etch chemistries are known to be extremely aggressive towards silicon 
oxides.  The use of HF chemical solutions has evolved as a common practice for 
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etching silicon oxides in the semiconductor industry since its inception.  This is the 
first time, in which a hydrofluoric acid wet etch chemical solution is capable of 
stripping a metal while exhibiting superior compatibility to silicon oxide, doped 
silicon oxide, and other dielectric materials.  This capability is of critical importance 
since it will enable a vast number of applications beyond what is presented in this 
dissertation.   
5.2  The Industry’s Approach for Removing a Titanium Hard-Mask Film  
Although the industry was persistent on adopting a sacrificial metal hard-mask 
such as Ti to allow for the manufacturing of advanced high density interconnects 
systems, a method for robustly removing the Ti hard-mask after DD patterning steps 
was not available.  The strategies that were exercised and attempted by the industry 
did not offer much success.  Although the industry continued to fail in defining a path 
or an approach to remove Ti hard-mask by utilizing a variety of methods, further 
innovative strategies were desperately needed.   
To overcome these early failures, CMP was used as a leading approach to 
remove the thin patterned Ti hard-mask film.  Many issues associated with this 
strategy became apparent, and hindered the industry’s ability to apply CMP technique 
for a successful manufacturing process.  Discontinuity in barrier/adhesion layer, 
dishing in the underlying layer were key concerns resulted from the employment of a 
CMP process.  In addition, pockets of the Ti hard-mask may still remain across the 
surface, which negatively impact the overall K value (Keff) of the ILD stack and can 
cause circuit shorts.  The difficulty of dealing with the aforementioned challenges, a 
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more fundamental solution has to be provided to robustly strip the patterned Ti hard-
mask layer and meet the ever stringent interconnect density requirements mandated by 
manufacturing high-performance microprocessors.     
5.3  Formulation Creation Strategy  
5.3.1  Success Criteria 
Since the formulation was being developed to be implemented in the industry 
eventually, it needs to meet basic industry criteria.  Selectivity, etch rate, economy and 
environmental safety and health issues (non-toxic, non-flammable and non-corrosive) 
are some key concerns to consider during the development process.  Therefore, choice 
of a chemistry highly selective, with a fast but controllable etch rate, mild in nature, 
economical, and stable is essential to meet the success criteria devised by the 
semiconductor industry.  In addition to the factors for selecting a suitable chemistry, 
device reliability and performance must not be compromised.  The combination of all 
of these issues made this a challenging endeavor.  
5.3.2  Formulation Design Considerations 
A thorough identification of materials exposed and the underlying layer during 
titanium hard-mask removal is a key to a successful beginning, since the wet etch 
formulation must be compatible to these materials.  A comprehensive investigation of 
all involved materials characteristics and properties is another undertaking that was 
performed to allow for the progression in a precise path.  As illustrated by the DD 
structure of the first layer interconnects in Figure 4.3(c) shown in chapter 4, the 
titanium hard-mask layer and its relation/location with respect to other structures and 
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materials are shown.  Note that the formulation must be compatible to silicon oxide to 
account for the event of via miss alignment (unlanded via).  Similarly, for upper 
interconnect layers beyond the first level, copper will be exposed in place of tungsten.  
Therefore, the formulation must also be compatible towards copper.  In addition, care 
has to be exercised not to degrade the value of the dielectric constant which would 
impact the overall device reliability and performance.      
5.3.3  Development Process 
Although the Ti Pourbaix diagram (Figure 4.4) shows that titanium is 
thermodynamically a very reactive metal at low pH, titanium is highly resistant to 
oxidizing acids over a wide range of concentrations and temperatures, only 
hydrofluoric acid and fluoride containing chemical solutions at a wide range of 
concentrations are capable of attacking titanium in an acidic environment.  The use of 
HF containing solutions is problematic since it also dissolves ILD materials such as 
SiOx, CDO, SiOF, Si3N4.  An alternative approach to dissolving titanium is the use of 
strong oxidizers such as hydrogen peroxide.  The presence of a number of strong 
oxidizers in chemical solutions at any pH are capable of etching titanium.  
Unfortunately, the employment of oxidizers will readily dissolve tungsten and attack 
copper as discussed in chapter 3.   
The first plan of attack in designing and developing the wet etch chemical 
formulation for this application was to employ a silane cross-linking agents in which a 
compound (monomer) from this family was added to a dilute HF solution.  The 
preliminary hypothesis was based on the prospect that the introduction of a silicon 
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based compound may hinder the HF ability to etch silicon oxide and other silicon 
containing dielectric materials.  The low pH produced by HF solutions renders it 
compatible towards W as supported by the Pourbaix diagram illustrated in Figure 4.5.  
This inherent compatibility of HF solutions towards tungsten is a significant advantage 
in identifying a path to creating the formulation. 
The concept of incorporating a silane cross-linking compound into a dilute HF 
solution appeared unrealistic at first.  It has been established in the scientific 
community that silane cross-linking compounds and other silane molecules form sol-
gel polymers in acidic environments 191 , 192 .  Feasibility of this undertaking was 
demonstrated by etch rate results on blanket test wafers for the various materials 
involved in this work.  In addition, the successful removal of the Ti layer on patterned 
wafers was demonstrated.  Although promising results were validated and reproduced, 
the challenges associated with the synthesis and scalability of such a formulation in 
which a homogeneous (free of polymer) solution is created were enormous.  
5.4  Fundamentals of Organosilicon and Sol-Gel chemistry  
Silane cross-linking agents, silane coupling agents, and other silicon containing 
organic compounds belong to the organosilicon family of compounds.  Organosilicon 
compounds are organic compounds containing carbon silicon bonds, and 
organosilicon chemistry is the corresponding science exploring their properties and 
reactivity193,194.  In general, organosilicon compounds are commonly used by many 
industries to synthesize polymeric materials for a variety of applications.  Contrary to 
the industry’s common practice, in this work, an organosilicon compound, 
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methyltriethoxysilane (MTES) was used to create a novel chemical formulation by 
adding it to a dilute hydrofluoric acid solution.  The concept of employing such a 
family of compounds to formulate a thermodynamically stable homogenous solution 
in an acidic environment without forming a gel/polymer is unique and contradicts with 
the typical scope of organosilicon compounds usage.  Thus, it is necessary to discuss 
the chemical nature and fundamental characteristics of this family of compounds 
briefly and emphasize the advantages and challenges associated with their 
employment before continuing with detailed discussion of the formulation 
development process and scalability.   
Sol-gel chemistry is a versatile approach for fabricating materials for numerous 
industrial applications.  Figure 5.1 illustrates the sol-gel process in which simple 
molecular precursors are converted into nanometer-sized particles to form colloidal 
suspension, or sol.  The colloidal nanoparticles are then linked with one another in a 
3D, liquid-filled solid network.  This transformation to a gel can be initiated by 
altering the reaction solution conditions.  Shifting the pH towards acidic or basic 
environment is most commonly practiced to enhance gelation/polymerization.  
However, the acid-catalyzed reactions proceed much faster than the base-catalyzed at 





Figure 5.1  In sol-gel chemistry, molecular precursors are converted to nanometer-
sized particles, to form a colloidal suspension, or sol.  Altering the sol solution 
conditions produces a gel network.  The sol and gel can be processed by various 
drying methods (shown by the arrows) to develop materials with distinct properties. 
 
The focus here will be restricted to the methyltriethoxysilane (MTES) 
monomer, which was the chosen molecule from the organosilicon family.  MTES is a 
silicon-analog of ethers or a cross-linking agent from the organotrialkoxysilane family 
and has RSi(OR’)3 as the general chemical formula.  Organotrialkoxysilanes possess 
some notable characteristics such as instability, and in most cases, they quickly 
dimerize to produce siloxanes.  Furthermore, difunctional variations lead to forming 
linear polymers.  The choice of using MTES for this work was based on a number of 
key criterions such as availability, low cost, viscosity, and flashpoint that allow for 
scalability and high volume production of the formulation. 
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Methyltriethoxysilane was incorporated into a dilute HF solution to achieve the 
desired etch rates for the various materials of interest.  The synthesis process by which 
gel/polymer formation was prevented is discussed in the following section.  Before 
proceeding with a detailed description of the synthesis strategy, some principle 
reactions for methyltriethoxysilane monomers and their relevance to this work are 
discussed to highlight the fundamental difficulty associated with the employment of 
MTES or other organosilicon compounds to ascertain a homogeneous chemical 
solution.  The immense challenge of creating such a chemical formulation arise from 
the mere inherent ability of organosilicon compounds to readily form gel/polymers in 
an acidic environment, as a result of this basic principle, this synthesis approach has 
never been attempted.  Moreover, to complicate matters further, 
gelation/polymerization is accelerated under the influence of HF.  It has been reported 
by Bernard et al. that in a sol-gel process the hydrolysis and condensation reaction of 
Tetraethoxysilane (TEOS) which is a similar molecule to MTES is faster when HF is 
used as a catalyst in place of other acids196.  The HF catalytic mechanisms to enhance 
the polymerization rate of a sol-gel system are discussed in a later section. 
5.4.1  The Sol-Gel Reaction   
The sol-gel reaction in past years has gained much attention in the glass and 
ceramic fields.  This chemistry produces a variety of inorganic networks from silicon 
alkoxide monomer precursors.  Although first discovered in the late 1800s and 
extensively studied since the early 1930s, a renewed interest197,198 surfaced in the early 
1970s when monolithic inorganic gels were formed at low temperatures and converted 
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to glasses without a high temperature melting process 199 .  Through this process, 
homogeneous inorganic oxide materials with desirable properties of hardness, optical 
transparency, chemical durability, tailored porosity, and thermal resistance, can be 
produced at room temperatures, as opposed to the much higher melting temperatures 
required in the production of conventional inorganic glasses200,201.  The specific uses 
of these sol-gel produced glasses and ceramics are derived from the various material 
shapes generated in the gel state, i.e., monoliths, films, fibers, and monosized powders.  
Sol-gel chemistry is used in many applications, including, optics, protective and 
porous films, optical coatings, window insulators, dielectric and electronic coatings, 
high temperature superconductors, reinforcement fibers, fillers, and catalysts149.   
At the functional group level, three reactions are generally used to describe the 
sol-gel process: hydrolysis, alcohol condensation, and water condensation.  In general, 
the hydrolysis reaction represented by equation 5-1 shows that the addition of water 
replaces alkoxide groups (-OR) with hydroxyl groups (OH).     
 
 
    (5-1) 
  
 
Subsequent condensation reactions (Equations 5-2 and 5-3) involving the silanol 
groups (Si-OH) produce siloxane bonds (Si-O-Si) plus the by-products water or 
alcohol. Under most conditions, condensation commences before hydrolysis is 
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complete.  However, conditions such as, pH, molar ratio of the various species, and 
catalyst can force completion of hydrolysis before condensation begins149. 
 
 
       (5-2) 
         
                            
 




Under acidic conditions, it is likely that an alkoxide group is protonated in a 
rapid first step.  Electron density is withdrawn from the silicon atom, making it more 
electrophilic and thus more susceptible to attack from water.  This results in the 
formation of a penta-coordinate transition state with significant SN2-type character202.  
The transition state decays by displacement of an alcohol and inversion of the silicon 
tetrahedron, as seen in Figure 5.2. 
 
Figure 5.2  Acid-catalyzed hydrolysis of Silicon Alkoxide.  
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 With respect to the hydrolysis and condensation reactions of the sol-gel 
process, It has been established that certain reaction parameters are more important 
than others203,204,205,206,207208.  The pH has a profound influence on hydrolysis and 
polymerization.  Although other factors such as the nature and concentration of 
catalyst, and H2O/Si molar ratio have significant effect on the sol-gel process, the pH 
emerges as one of the most influential factors.  The effect of pH on the hydrolysis 
represented by reaction (5-1) is illustrated in Figure 5.3.  The hydrolysis rate 
dependency on the pH value209 is clearly shown.  Furthermore, F- concentration and 
pH influence on condensation/polymerization time is illustrated in Figure 5.4210,211.  
 
 





Figure 5.4  Polymerization Time dependence on pH and F- concentration.  
5.5  Experimental Design 
In summary, the developed wet etch/clean formulation must be synthesized in 
such a way that, a homogenous solution mixture free of particles, polymer, or oily 
residue is created.  Techniques including screening and factorial experiments were 
undertaken to define a robust process window and process cliffs with respect to the 
formulation synthesis and etch rates of thin films materials.   
The development process was segmented into a number of phases which 
included basic science evaluation of literature, components Research, scalability, and 
cleanability (the ability to remove post plasma etch residue) evaluations.  Key 
responses were divided into two main categories.  The first is related to the 
formulation synthesis process, while the second is associated with creating a 
formulation that meets the etch rate requirements.  The synthesized formulation was 
evaluated based on the final solution mixture characteristics.  In regard to etch rates, 
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the formulation must be capable of robustly stripping Ti while maintaining a zero etch 
rate towards W, SiOx, CDO, Si3N4, SiC, and Cu throughout the wet etch process. 
5.6  Strategy                                                                                                                         
 To achieve the goal a methodical approach was defined and followed.  The 
following are the steps that were undertaken: 1) the chemical formulation constituents 
and concentrations to carry out the synthesis successfully were identified, 2) it was 
made certain that the synthesis process, byproducts, and final formulation mixture are 
safe, 3) the synthesis approach and key parameters such as temperature, time, etc… 
were identified,  4) the process target, process window, and process cliffs with respect 
to the synthesis and etch rates of the investigated materials were determined, and 5) 
refinement and optimization of the synthesis to produce a suitable and robust 
formulation that meets the required etch rates targets was performed. 
5.6.1  Identifying the Formulation Constituents 
Previous discussion has emphasized the detrimental affects of using oxidizers 
such as H2O2 and/or HF to strip titanium.  The predicament with using oxidizers is that 
they would negatively impact the tungsten, while HF would have severe consequences 
towards SiOx and ILD materials.  The incorporation of MTES into a dilute HF 
solution to synthesize a formulation that suppresses the impact of HF on SiOx emerged 
as a feasible composition.  Screening factorial experiments of the identified 
components (HF/MTES/Water) were carried out.   
From a wet etch selectivity point of view, the proposed composition of HF, 
water, and MTES is compatible only at the first interconnect level in which tungsten is 
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exposed during Ti removal as illustrated and discussed in previous sections.  In order 
to allow the employment of the formulation for all other interconnect layers, in which 
copper is exposed during the Ti strep process, it must exhibit compatible behaviors 
towards Cu.  To enable this formulation   which would not corrode copper, the use of 
an organic copper corrosion inhibitor emerged as a practical approach.  Benzotriazole 
(BTA) was selected as the corrosion inhibitor for this application.  The selection and 
characterization work is discussed later.      
5.6.2  Safety Considerations 
 In addition to performance criterion previously summarized with respect to 
synthesis and etch rates, the formulation must be safety compliant and exhibit minimal 
impact on the environment and human health.  In the early stages of this work, it was 
anticipated that SiF4 can potentially form during the synthesis and could pose serious 
health concern.  SiF4 is known to be a toxic gas and would limit the ability to scale the 
production of the formulation for high volume manufacturing.  To address this 
possibility, a study of head-space chemical analysis during the synthesis was 
undertaken.  Examples of reactions leading to formation of SiF4 are given by: 
               CH3Si(OCH2CH3)3 + HF → CH3Si(OH)3 +3CH3CH2OH↑                       (5-4) 
               CH3Si(OH)3 + HF → SiF4 ↑ + ….                (5-5) 
 Lab scale head-space extractive Fourier Transform Infrared Spectroscopy 
(FTIR) analysis was carried out to monitor SiF4 concentration as MTES was dispensed 
into the dilute HF solution.   
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5.6.2.1  Experimental Details 
An FTIR Unicam-Mattson spectrometer was used for this analysis, at 0.5 cm-1 
resolution, and 150C.A 10 cm single pass gas cell was used.  The sample line was 
positioned directly above the solution in the hood.  A sample pump was used to extract 
the sample through the FTIR cell.  The SiF4 detection limit was estimated to be 6 ppm 
using this procedure (excluding the effects of interferences which could raise the 
detection limit).  Several experiments in which the Silicon precursor was added to 
reaction solution were tested.  
5.6.2.2  Results   
Figure 5.5 shows background spectrum before MTES addition to the dilute HF 
solution.  Figure 5.6 shows the SiF4 calibration spectrum (10 ppm).  The FTIR 
spectrum after addition of silicon precursor MTES is illustrated in Figure 5.7.  Figure 
5.8 spectra shows SiF4 calibration superimposed on silicon precursor addition spectra. 
 
 
Figure 5.5  Background spectrum – prior to precursor (MTES) addition. 
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Figure 5.6  SiF4 calibration spectrum (10 ppm). 
 
Figure 5.7  FTIR spectrum after addition of silicon precursor MTES. 
 
 




Small emissions of SiF4 may have been detected; however VOC emissions 
from formulation were the predominant component in headspace above reaction.  
Therefore, the formulation is considered safe.  
5.6.3  Formulation Synthesis Process  
The aim of this section is to underscore key parameters that were investigated 
in carrying out the synthesis.  It was readily established that factors such as 
temperature, concentrations, reaction time, Stir rate, and MTES addition rate to the 
dilute HF solution are highly influential in synthesis of formulation with desired 
characteristics.   
Screening and factorial experiments were undertaken to understand the 
relationship between the aforementioned synthesis parameters/conditions, 
concentrations of mixture constituents, and the formation of particles, residue, or 
polymer, i.e., sol-gel.  Furthermore, once a process window with respect to synthesis 
was determined, additional factorial Design of Experiments (DOE) were conducted 
within this process window space to identify exact concentrations of constituents to 
produce a final formulation mixture that meets the etch rate requirements for the 
investigated substrates.  In addition, an evaluation of the formulation’s capability to 
strip the Ti layer on DD patterned wafers in particular, was conducted.  
Since the formulation deals with a three-component system, HF, MTES, and 
water, the synthesis process window and process cliffs were identified through the 
employment of a triangular phase diagram as a practical approach to investigate the 
interdependency of the various factors and conditions to achieve a formulation with 
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the desired characteristics.  A three component system has two degrees of freedom F = 
2.  However, when other factors are involved the degrees of freedom, and hence, 
variance may significantly increase making the task of examining the interdependency 
of the various factors and variations in compositions of the mixture extremely 
complex.  Therefore, it was important to first, determine the optimal reaction 
conditions/parameters, and then hold them constant once they are identified.  This 
strategy resulted in reducing the degrees of freedom to two; which allows for the focus 
to be limited to the concentrations of the three components to achieve the desired etch 
rates.   
The phase diagram was constructed based on the volume fractions of the three 
component system which is satisfied by 
  XHF  +  XMTES  +  XH2O =  1                 (5-6) 
The aforementioned investigation is illustrated in Figure 5.9 in which the Ti 




Figure 5.9  Process cliffs affecting Ti selective wet etch/clean formulation. 
Silicon oxide etch rate suppression was demonstrated by the incorporation of 
MTES into the dilute HF solution when the proper conditions/parameters are applied.  
From an etch rate selectivity prospective, the next logical step is to extensively explore 
the synthesis operating process window to pin point the location (process target) of the 
final formulation composition that provides the desired etch rates for the investigated 
thin film materials and capable of selectively stripping the Ti layer on DD patterned 
wafers.  A factorial DOE approach was carried out to achieve such a task in which a 
formulation with robust Ti ER and zero or near zero ER for all other materials of 
interest is realized.          
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5.7  Synthesis Details and Reaction Characterization 
 The challenges of establishing the formulation became more intense with each 
level of scalability as progress was made to move from a smaller container to a larger 
one.  Before scaling the synthesis to larger containers and reactors, Initial work was 
done on a laboratory scale, at a beaker level.  The reaction vessel evolved from a 200 
ml beaker, to a 3000 gallon reactor.  The problems associated with the chemical 
formulation scalability will be discussed in chapter 7.  Synthesis detailed work on a 
small scale (beaker level) is described in the following sections.      
5.7.1  Mixing, and Reaction Optimization 
The dilute HF solution is prepared using a concentrated 49% HF.  This 
solution is then heated to 80 ºC.  Pure MTES is added to the dilute HF solution at 80 
ºC.  The volumes used to carry out the synthesis are 200.0 ml water, 1.0 ml HF, and 
3.80 ml MTES.  The MTES is added to the solution at a rate of 0.5 ml/minute using a 
digital pipette while vigorously stirring the solution mixture using a magnetic stir bar.   
Throughout the synthesis, the temperature is maintained at 80 ºC and vigorous 
mixing is applied.  For the reaction to reach completion a period of at least two hours 
is required.  The solution mixture is then filtered and allowed to cool to room 
temperature.  At this point blanket test wafers and patterned wafers are processed in 
the solution mixture.  The etch rate functional testing for blanket wafers with various 




5.7.2  Proposed Reaction 
 Although the synthesis of the formulation deals with a complex reaction, some 
of the reaction products were determined and characterized as shown in chapter 6.  
Due to the large number of possible product species, many still remain not fully 
identified.  An extensive analytical work was undertaken in an attempt to identify as 
many of the product as can be possible.   
Figure 5.10 depicts the proposed synthesis reaction and shows the two possible 
pathways.  One reaction pathway is leads to the formation of polymer, while the other 
leads to the creation of homogenous solution comprised of the various product species.  
In order to achieve the latter and ensure the absence of polymer, factors and conditions 
discussed in the previous section must be taken into account and precisely controlled.  
From a kinetics point of view this can be accomplished if K2 is >> K1.  It was found 
that this condition can be satisfied by the following criterion:  1) The optimal 
temperature range is 70-80 ˚C throughout the synthesis.  2) The desired concentration 
ratio of HF to MTES was identified and maintained constant as long as the water 
volume is in excess.  3) MTES must be added at a slow rate into the dilute HF solution 
at 70-80 ˚C.  The optimal rate of addition was found to be 0.5ml/minute or below for a 
200 ml dilute HF solution in a beaker.  4) While adding MTES and during the 






Figure 5.10  Proposed reaction for the Ti selective etch formulation synthesis. 
 
5.8  Etch Rate Experiments 
The silicon oxide, silicon nitride, carbon doped silicon oxide, silicon carbide, 
and metals, Cu, W, and Ti were deposited using well established deposition techniques.  
Etch rate investigation for the various thin film substrates were performed by 
measuring the thickness before and after wafer immersion in the developed 
formulation solution.  The thickness measurements for SiOx, CDO, Si3N4, SiC were 
performed using an ellipsometer (Nanometrix, nanospec 5100).  The titanium, 
tungsten, and copper film thickness measurements were performed utilizing a four 
point probe method (Surface resistivity meter, Gaurdian Manufacturing Inc., Model 
SRM-232).  All experiments were carried out at 60 ºC, using high density poly 
propylene (HDPP) beaker.      
5.8.1  Etch Rate Targeting and Optimization   
 A factorial DOE was carried out to determine the exact concentrations for the 
formulation constituents in which desired etch rates can be realized and a process 
target can be achieved.  Initial screening experiments within the synthesis operating 
window depicted in Figure 5.9 showed that W, CDO, and SiC are not affected by 
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variations in concentrations within this space.  Ti, SiOx, and Si3N4 etch rates did vary 
as a function of concentrations and hence were extensively investigated.   
The following are the involved factors and response: 
Factors: HF, MTES, and water concentrations by volume. 
Response: Ti, SiOx, and Si3N4 etch rates.  
The factorial was designed to achieve the final formulation solution mixture 
that provides an optimal process with respect to etch rates, and suitable for Ti assisted 
DD patterning applications.  
 The etch rate investigation results as a function of volumes are illustrated in 
table 5.1.  All experiments were performed at 60 ˚C.  To demonstrate synthesis and 
etch rate control and reproducibility, synthesis was carried out in duplicates and etch 
rate experiments were performed in triplicates.  A temperature of 60 ˚C was chosen 
due to its beneficial enhancement from a cleanability, and etch rate robustness 
perspectives.  Etch rate is directly proportional to temperature.  In addition, 60 ˚C is a 



































1 6 200 24.000 -1 0.000 0 0 0
1 6 200 24.000 -1.1 0.000 0 0 0
1 5 200 43.103 -0.6 0.000 0 0 0
1 4.5 200 56.604 -0.1 0.000 0 0 0
1 4.5 200 56.604 -0.2 0.000 0 0 0
1 3.8 200 120.000 0 0.000 0 0 0
1 3.8 200 120.000 0 0.000 0 0 0
1 3.8 200 120.000 0 0.000 0 0 0
1 3.6 200 148.515 0.4 0.014 0 0 0
1 3.3 200 254.237 2.6 0.090 0 0 0
1 3.3 200 254.237 2.6 0.090 0 0 0
1 3 200 288.462 3.7 0.128 0 0 0
1 3 200 288.462 3.8 0.131 0 0 0
1 2.8 200 306.122 4.5 0.155 0 0 0
1 2.8 200 306.122 4.5 0.155 0 0 0
1 2.4 200 357.143 6.8 0.234 0 0 0
1 2.4 200 357.143 6.8 0.234 0 0 0
1 0 200 1000.000 306 10.552 0 0 0
0 6 200 0.000 0 0.000 0 0 0
0 3 200 0.000 0 0.000 0 0 0
0 0 200 0.000 0 0.000 0 0 0
 
5.9  DOE analysis and Response Surface Modeling   
The DOE analysis and response surface modeling were performed utilizing 
JMP (John Manhattan Project) software (SAS associates).  The data in table 5.1 was 
used to fit a model and carry out the analysis.  Furthermore, the fitted model was 
employed to derive the response surface etch rate contour plots.  The strategy that was 
used to carry out this statistical analysis is as follows: 1) factorial screening studies 
were performed, 2) additional experimentation to verify and support screening results 
were executed, 3) second-order design and modeling to characterize the promising 
region (process window) and seek optimum factor settings (compositional 
concentrations) were conducted, and 4) validation/verification experiments to confirm 
and fine tune predicted optimal factors parameters (concentrations) were carried out.  
Factorial DOEs are very useful tools in identifying the most influential factors (factor 
screening) and for understanding how these factors affect the response variables 
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within the experimental region.  In this work, once the influential factors, HF and 
MTES and their interactions were identified, a Response Surface Methodology (RSM) 
was used for optimizing the response (etch rates) and locating the process window and 
process target.  RSM is a collection of mathematical and statistical techniques that are 
useful tools for modeling and analysis.   
5.10  DOE Results 
The fitted model analysis outcome for each response, Ti, SiOx, and Si3N4 etch 
rates are presented in appendix B.  This analysis provides the etch rate prediction 
expressions, shown in figures 5.11, 5.13, and 5.15 for Ti, SiOx, and Si3N4 respectively.  
Although the computer generated expressions show too many significant figures, the 
actual is only three significant figures.  Another artifact of the JMP program 
expressions is that they include unnecessary terms (terms multiplied by zero).  Since 
the DOE deals with 3 factors, the regression model is a selected subset of terms from a 
third-order Taylor series approximation.  The interaction profiles for Ti, SiOx, and 
Si3N4 etch rates are shown in Figures 5.12, 5.14, and 5.16 respectively, in which a 
matrix of interaction plots are shown in each figure.  This is a useful tool in which 
two-factor interaction effects can be visualized.  Note that non parallel lines are an 
evidence of interaction.  It is readily observed that MTES and HF interaction effect is 
significant, which is a strong evidence that the effect of HF concentration on etch rate 
is dependant on MTES concentration.  Water has a negligible effect, which is 
consistent with the main effects estimates.   
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49% HF Volume (ml) -0.85714285714286
*
MTES Volume (ml) -3.47619047619048
*-147.95854236381
+
49% HF Volume (ml) -0.85714285714286
* H2O Volume (ml) -200 *0
+
MTES Volume (ml) -3.47619047619048
* H2O Volume (ml) -200 *0
+
49% HF Volume (ml) -0.85714285714286
*
MTES Volume (ml) -3.47619047619048
* H2O Volume (ml) -200 *0
Prediction Expression
 











































































Figure 5.12  Ti etch rate interaction profiles.  HF and MTES concentrations are 
represented by the X-axis.  The red curve corresponds to the low concentration of the 
complementary component and the blue curve corresponds to the higher concentration.  
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49% HF Volume (ml) -0.85714285714286
*
MTES Volume (ml) -3.47619047619048
*-33.79898942578
+
49% HF Volume (ml) -0.85714285714286
* H2O Volume (ml) -200 *0
+
MTES Volume (ml) -3.47619047619048
* H2O Volume (ml) -200 *0
+
49% HF Volume (ml) -0.85714285714286
*
MTES Volume (ml) -3.47619047619048
* H2O Volume (ml) -200 *0
Prediction Expression
 































































































Figure 5.14  SiOx etch rate interaction profiles.  HF and MTES concentrations are 
represented by the X-axis.  The red curve corresponds to the low concentration of the 








49% HF Volume (ml) -0.85714285714286
*
MTES Volume (ml) -3.47619047619048
*-1.1589566323116
+
49% HF Volume (ml) -0.85714285714286
* H2O Volume (ml) -200 *0
+
MTES Volume (ml) -3.47619047619048
* H2O Volume (ml) -200 *0
+
49% HF Volume (ml) -0.85714285714286
*
MTES Volume (ml) -3.47619047619048
* H2O Volume (ml) -200 *0
Prediction Expression
 
















































































Figure 5.16  Si3N4 etch rate interaction profiles.  HF and MTES concentrations are 
represented by the X-axis.  The red curve corresponds to the low concentration of the 
complementary component and the blue curve corresponds to the higher concentration. 
 
 
5.10.1  Prediction and Contour Profiler for Ti, SiOx, and Si3N4 etch rates  
 Profiling is an easy way to visualize a response surface.  The prediction 
profiler depicted in Figure 5.17, shows vertical slices across each factor HF, MTES, 
and water concentrations, while holding other factors at current values.  In this 
analysis, the software (JMP) computes a grid of predicted values of etch rates and 







































































































































Figure 5.17  Prediction Profiler for Ti, SiOx, and Si3N4 etch rates from the fitted 
model.  
 
The ultimate goal of the factorial DOE is to pinpoint a formulation 
composition target and operating window also known as the feasible region, to provide 
the most optimal etch rates as defined by the success criterions.  A contour profiler 
approach was employed in which the factorial DOE analysis and fitted models were 
used to locate the process target and window.   
 A contour profiler is shown in Figure 5.18 in which etch rate contours and 
response surfaces as a function of HF and MTES concentrations are illustrated.  The 
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contour profiler shows response contours for two factors at a time.  This is a useful 
technique to optimize response surfaces graphically.   
 
Figure 5.18  Etch rate DOE/response surface for HF, MTES, and water concentrations. 
 Figure 5.19 shows an acceptable process window with Ti, SiOx, and Si3N4 etch 
rates between 50-400, 0-5, and 0-5 A˚/min respectively.  The unshaded (white) region 
in the larger plot includes HF and MTES concentrations where the predicted etch rates 
satisfies the etch rate limits requirement.  The 3-D contour plots illustrate the fitted 




Figure 5.19  Etch rate DOE showing process target and process window 
Table 5.2 is populated with etch rate data based on the DOE model and 
additional performed experiments.  Note etch rates can be maintained invariable by 
holding the ratio of HF to MTES constant as long as water is in excess.  This is an 
indication of the importance of the HF/MTES ratio as a critical parameter in 









































0.237 2.602 97.160 1 6 200 24.000 -1 0.000 0 0 0
0.237 2.602 97.160 1 6 200 24.000 -1.1 0.000 0 0 0
0.238 2.390 97.372 1 5.5 200 30.738 -0.9 0.000 0 0 0
0.238 2.390 97.372 1 5.5 200 30.738 -0.8 0.000 0 0 0
0.238 2.178 97.584 1 5 200 43.103 -0.6 0.000 0 0 0
0.238 2.178 97.584 1 5 200 43.103 -0.6 0.000 0 0 0
0.239 1.964 97.797 1 4.5 200 56.604 -0.1 0.000 0 0 0
0.239 1.964 97.797 1 4.5 200 56.604 -0.2 0.000 0 0 0
0.240 1.750 98.011 1 4 200 100.000 0 0.000 0 0 0
0.240 1.750 98.011 1 4 200 100.000 0 0.000 0 0 0
0.240 1.664 98.096 1 3.8 200 120.000 0 0.000 0 0 0
0.240 1.664 98.096 1 3.8 200 120.000 0 0.000 0 0 0
0.240 1.664 98.096 1 3.8 200 120.000 0 0.000 0 0 0
0.240 1.578 98.182 1 3.6 200 148.515 0.4 0.014 0 0 0
0.240 1.578 98.182 1 3.6 200 148.515 0.4 0.014 0 0 0
0.240 1.491 98.269 1 3.4 200 176.471 1.1 0.038 0 0 0
0.240 1.491 98.269 1 3.4 200 180.723 1.2 0.041 0 0 0
0.240 1.448 98.312 1 3.3 200 254.237 2.6 0.090 0 0 0
0.240 1.448 98.312 1 3.3 200 254.237 2.6 0.090 0 0 0
0.240 1.405 98.355 1 3.2 200 272.727 3.1 0.107 0 0 0
0.240 1.405 98.355 1 3.2 200 267.857 3.1 0.107 0 0 0
0.241 1.318 98.441 1 3 200 288.462 3.7 0.128 0 0 0
0.241 1.318 98.441 1 3 200 288.462 3.8 0.131 0 0 0
0.241 1.231 98.528 1 2.8 200 306.122 4.5 0.155 0 0 0
0.241 1.231 98.528 1 2.8 200 306.122 4.5 0.155 0 0 0
0.241 1.144 98.615 1 2.6 200 326.087 5.6 0.193 0 0 0
0.241 1.144 98.615 1 2.6 200 333.333 5.6 0.193 0 0 0
0.241 1.057 98.701 1 2.4 200 357.143 6.8 0.234 0 0 0
0.241 1.057 98.701 1 2.4 200 357.143 6.8 0.234 0 0 0
0.469 3.258 96.273 1 3.8 100 122.951 0 0.000 0 0 0
0.469 3.258 96.273 1 3.8 100 123.967 0 0.000 0 0 0
0.471 2.841 96.687 1 3.3 100 263.158 2.7 0.093 0 0 0
0.471 2.841 96.687 1 3.3 100 263.158 2.7 0.093 0 0 0
0.761 5.281 93.958 1 3.8 60 126.050 0 0.000 0 0 0
0.761 5.281 93.958 1 3.8 60 127.119 0 0.000 0 0 0
0.766 4.618 94.616 1 3.3 60 263.158 2.8 0.097 0 0 0
0.766 4.618 94.616 1 3.3 60 263.158 2.8 0.097 0 0 0
1.104 7.660 91.237 1 3.8 40 130.435 0.2 0.007 0 0 0
1.104 7.660 91.237 1 3.8 40 130.435 0.2 0.007 0 0 0
1.110 7.098 91.792 1 3.5 40 227.273 1.2 0.041 0 0 0
1.110 7.098 91.792 1 3.5 40 227.273 1.2 0.041 0 0 0
1.115 6.720 92.166 1 3.3 40 267.857 2.9 0.100 0 0 0
1.115 6.720 92.166 1 3.3 40 272.727 2.9 0.100 0 0 0
2.008 13.938 84.054 1 3.8 20 141.509 1.3 0.045 0 0 0
2.008 13.938 84.054 1 3.8 20 144.231 1.4 0.048 0 0 0
2.046 12.330 85.624 1 3.3 20 306.122 3.6 0.124 0 0 0
2.046 12.330 85.624 1 3.3 20 312.500 3.8 0.131 0 0 0
0.049 0.000 99.951 1 0 1000 348.837 66 2.276 0 0 0
0.098 0.000 99.902 1 0 500 555.556 133 4.586 0 0 0
0.122 0.000 99.878 1 0 400 625.000 151 5.207 0 0 0
0.163 0.000 99.837 1 0 300 789.474 227 7.828 0 0 0
0.240 0.000 99.760 1 0 200 1000.000 306 10.552 0 0 0
0.490 0.000 99.510 1 0 100 1666.667 611 21.069 0 0 0
0.980 0.000 99.020 1 0 50 2500.000 1221 42.103 0 0 0
0.000 2.615 97.385 0 6 200 0.000 0 0.000 0 0 0
0.000 1.325 98.675 0 3 200 0.000 0 0.000 0 0 0
0.000 0.000 100.000 0 0 200 0.000 0 0.000 0 0 0




5.11  Enabling the Formulation for Copper  
So far, the work described earlier deals with the development of a novel 
formulation that can be used at the first interconnect layer to remove a Ti hard-mask 
after DD steps in which tungsten becomes exposed during the Ti stripping process.  To 
further enable the formulation for all interconnect layers, it must exhibit compatibility 
towards copper.  The strategy of employing organic copper corrosion inhibitors was 
the leading approach to alleviate copper corrosion and protect the copper surface 
during the Ti strip process.  From a practical point of view, Benzotriazole (BTA) was 
selected for this application.  The goal of this work is to determine optimal BTA 
concentration needed to provide a robust passivation to the copper surface during the 
wet etch clean process, and ensure that BTA has no adverse impact on copper 
interconnects in patterned DD structures, in particular.       
The copper industry has used BTA as a corrosion inhibitor for more than 50 
years 212 .  It is a common corrosion inhibitor, its role is overwhelming, and 
consequently it has been studied in detail.  It is known that copper forms a cuprous 
benzotriazole complex, [Cu(I)-BTA], which is responsible for the corrosion 
inhibition213,214,215,216,217.  Today it is widely accepted that it forms a complex layer 
with Cu-I ions on the copper surface using Cu-N bond218 and that it is an anodic-type 
inhibitor.  An illustration of BTA adsorption onto the Cu surface is shown in Figure 
5.20219.      
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Figure 5.20  Three adsorption coordination of BTA.  Only the first layer is shown. 
  The copper corrosion characterization and inhibition study is herein discussed.  
This investigation includes an electrochemical analysis, in which equilibrium rest 
potential (Open Circuit Potential), linear polarization and Tafel polarization 
techniques were carried out to determine the corrosion rate in the presence of BTA.  
The electrochemical experiments were performed on an organic acid (2% citric acid 
solution) stripped copper samples.  Surface analysis using SEM were performed 
before and after immersion in the formulation solution to investigate the phenomenon 
of pitting corrosion.              
5.11.1  Copper Corrosion Results 
 The open circuit potential study is illustrated in Figure 5.21 indicates that the 
bulk of copper film is passivated at about 100 seconds in BTA range of 900 – 2000 
ppm.  i.e., a protective film is formed on the surface and an equilibrium condition is 
reached.  Figure 5.22 depicts the linear polarization measurements indicating 
negligible corrosion for BTA concentrations of 900 – 2000 ppm.   
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Figure 5.21  Rest potential for two different BTA concentrations. 
 
         
 Figure 5.22  Linear Polarization measurements on Cu surface indicating very low 
corrosion.  
 
 The results of the potentiodynamic experiments (Tafel polarization) curves for 
copper obtained in the formulation solution are shown in Figure 5.23.  The corrosion 
behavior of copper in the solution was modulated as a function of BTA concentration.  
The anodic polarization curves indicate negligible corrosion.  The potentiodynamic 
polarization experiments were analyzed by employing CorrviewTM software to 
determine corrosion rate in terms of corrosion current density (Icorr) using Tafel slopes.  
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The corrosion rates for BTA concentrations of 900 – 2000 ppm were 0.04 Aº/min.  
The surface characteristics of the copper thin film were investigated before and after 
processing in the wet etch formulation to ensure the absence of localized corrosion, 
such as Pitting corrosion.  The SEM micrograph images shown in figure 5.24 did not 
reveal any indication of pit formation characteristic for pitting corrosion.  
Although this investigation comprised BTA concentrations ranging from 900 – 
2000 ppm, a concentration of 800 ppm offered a robust passivation to the surface and 
resulted with the same corrosion rate of 0.04 Aº/min.  Therefore, a BTA concentration 
of 800 ppm was incorporated into the formulation.  High concentrations of BTA 
provided the necessary protection against corrosion.  However, a white film 
Haze/residue forms on the copper surface when higher concentrations of BTA are 
used, in this formulation it was visible when ~1300 ppm is exceeded.  This residue is 
visually observed and it stems from BTA’s ability to form multi-layer film on the 




Figure 5.23  Tafel Polarization curves for copper thin films on Si in the formulation 
solution containing BTA.  Copper etch rate = 0.04 Å/min.   
 
 
   (a)          (b) 
Figure  5.24  SEM micrograph of Copper surface before and after processing in the 
formulation in (a) and (b) respectively. 
 
5.12  Final Formulation Composition 
The final formulation composition and concentrations is illustrated in Table 5.3.  
The strategy and experimental work to reach this composition has been discussed in 
details in the previous sections.     
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Table 5.3  Composition of  the Ti selective wet etch formulation. 






5.13  Etch rates  
The etch rate results for the various substrates are shown in table 5.4 and 
Figure 5.25.  
Table 5.4  Etch rate results of the various thin film materials in the Ti selective wet 
etch formulation at 60 ˚C. 































CDO Cu Si3N4 SiC
Thin film (material)
 
Figure 5.25  Etch rate results in the Ti selective wet etch formulation at 60 ºC.  The 
maximum error in the ER determination is approximately 5%.    
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5.14  Effects of Selective Wet Etch Chemistry on DD patterned wafers 
Figures 5.26 shows SEM micrograph of dual damascene patterned wafers 
before processing in the developed etch formulation solution. 
 
 
Figure 5.26  SEM micrograph of DD patterned wafers after the break-through plasma 
etch process and before treatment with the Ti selective wet etch chemistry.   
 
 
Figure 5.27 shows SEM micrograph of DD patterned wafers after the break-through 
plasma etch process and after processing in the Ti selective etch formulation solution.  
Note the clean surface and complete removal of the plasma etch polymer/residue 
illustrated in (a).  The SEM images shown in (b) and (C) reveal the formulations’ 
compatibility towards Cu and W respectively.  
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                        (a) 
 
             (b) 
 
(c) 
Figure 5.27  SEM micrograph of DD patterned wafers after the break-through plasma 
etch process and after treatment with the Ti selective wet etch chemistry.  (a) 
illustrates the formulation’s ability to remove the polymer/residue,  (b), and (c) show 
it’s compatibility towards copper and tungsten respectively.  
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5.15  Electrical performance  
 Figure 5.28 shows the Resistance distribution of ~ 65,000 vias chain for 
advanced (new) and reference (prior) technology nodes.  As previously stated, the 
developed selective wet etch/clean formulation is used for advanced process 
technology node, the previous technology distribution is shown as a reference for 
comparison.  The electrical test results clearly show the lower resistance and narrower 
range for the advanced technology distribution.     
 
 
Figure 5.28  Resistance distribution of 65,000 vias chain for wafers cleaned with the 
developed Ti strip/clean chemistry. The reference distribution is shown for 
comparison. 
 
5.16  Time of Flight Secondary Ion Mass Spectrometry (TOF SIMS) 
The TOF SIMS data shown in Figure 5.29 indicate a complete removal of 250 
Angstroms thick titanium film in 90 seconds.  This result was further confirmed by 
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optical microscopy studies as shown below in Figure 5.30 on blanket titanium wafers 
and in Figure 5.31 on patterned wafers. 
 
 




Figure 5.30  Evolution of reflectance images as a function of etch time. 
Control (no etch) 
30 sec etch 
60 sec etch 
73 sec etch 
75 sec etch 
90 sec etch 






































Figure 5.31  Reflectance images on patterned wafers. 
5.17  Summary  
The developed Ti selective wet etch/clean formulation exhibits the ability to 
remove the plasma etch polymer residue, and strip patterned Ti thin film layer while 
suppressing the etch rates of SiOx, CDO, Si3N4, SiC, Cu, W.  This capability was 
demonstrated on blanket and DD patterned wafers with no evidence of any adverse 
impact to interconnect and transistor structures or underlying materials.  The results 
for patterned wafers are in agreement with the blanket wafers etch rates findings for 
the various substrates.   
The formulation synthesis and reaction rate are clearly temperature dependent.  
Based on the proposed reaction shown in figure 5.10, the break down of MTES at 
higher temperature and its reaction with HF under optimal conditions previously 
described, enhances the formation of the products responsible for the formulation’s 
unique selective characteristics.  Since the pH of the formulation is ~2, it is expected 
to rapidly dissolve Ti as suggested by the Pourbaix diagram shown in Figure 4.4.  
Although titanium is thermodynamically reactive metal at low pH, titanium is highly 
resistant to oxidizing acids over a wide range of concentrations and temperatures, 
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Hydrofluoric acid and fluoride containing solutions at a wide range of concentrations 
are capable of attacking titanium.  The use of HF containing solutions is problematic 
since it also dissolves ILD materials such as SiOx, CDO, SiOF, Si3N4.  An alternative 
approach to dissolving titanium is the use of strong oxidizers such as hydrogen 
peroxide.  Unfortunately, the employment of oxidizers readily dissolves tungsten and 
attack copper.   
It has been shown that WO3 is stable under acidic conditions221.  This oxide 
layer provides a passivation capability and protects the W from attack by the chemical 
solution.       Titanium is highly resistant to oxidizing acids due to its unique capacity 
to form a stable titanium oxide layer TiO2 222.  A Comparison of thermodynamic 
stability of WO3 and TiO2 passivating layers given by       
∆Gf, 298K for WO3 = -183 kcal/mole    and   ∆Gf, 298K for TiO2 = -213 kcal/mole  
shows that WO3 is less thermodynamically stable than TiO2.  This indicates that the 
thermodynamic selectivity of Ti removal relative to W in acidic condition is 
unattainable.  Therefore, selectivity may be achievable via kinetic control.  
Accordingly, the strategy that was applied is to use conditions that are known to 
protect W.  For example, ensuring that the formulation is acidic in nature with pH 
equal or below 2 as suggested by the Pourbaix diagram is necessary.  Increasing the 
kinetic rate of Ti dissolution using complexing agents such as EDTA, and/or mild 
oxidizers were attempted.  But these efforts were unsuccessful. 
Oxidizers such as H2O2 (E0 = 1.76 V) severely attacked W, while mild 
oxidizers such as HCOOH (E0 = 0.06 V), Sn4+ (E0 = 0.15 V), Fe3+, etc…, were 
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fruitless and did not provide the needed wet etch selectivity.  Interestingly, the use of 
dilute HF, one of the strongest oxidizers known (E0 = 3.05 V) exhibited compatibility 
towards W.  This compatibility complemented with an increase in selectivity was 
further enhanced by incorporating MTES into the formulation.  Similarly, MTES 
provided the formulation with its unique compatibility towards SiOx and similar 
materials.  The difficulty of this challenge is attributed to the extremely favorable SiF4 
∆G (≈- 1572.7 kJ/mole) which suggests that HF reaction with SiO2 is highly 
spontaneous. 
The concept of incorporating a silane cross-linking compound into a dilute HF 
solution seemed unrealistic.  It has been established in the scientific community that 
silane Cross-linking compounds and other silane molecules form sol-gel polymers in 
acidic environments.  It was hypothesized that silicon precursors may hinder the HF 
ability to etch silicon oxide and other silicon oxides dielectric materials.  This 
phenomenon can be ascribed to the formation of products such as salicic acid or 
possibly other species that if present at sufficient amounts in the solution, would 
establish an equilibrium with SiOx.  Once an equilibrium is reached, silicon oxide and 
similar materials are no longer etched by HF.  Another plausible mechanism is the 
formation of species that may have passivated the silicon oxide surface. 
The excellent electrical performance of the circuit further demonstrated the Ti 
etch/clean formulation’s capability.  A tight distribution obtained in via resistance 
chain was demonstrated, suggesting that the formulation is suitable for this application. 
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The novel feature of this formulation is that although it contains HF, a 
common agent for etching SiOx, it does not attack ILD or SiO2 materials.  Use of HF 
was considered high risk.  This formulation represents a first of its kind in meeting 
demanding requirements in selective metal HM etching in the semiconductor industry 




















Formulation Characterization and Reaction Kinetics 
 
6.1  Introduction 
Detailed characterization of the various reaction product compounds in the wet 
etch/clean formulation is presented in this chapter.  In this investigation, numerous 
analytical and characterization techniques were employed in an effort to identify the 
various reaction products constituents.  Here, some reaction products are revealed and 
carefully characterized by conducting reaction kinetics studies.  On the other hand, 
many product species remain unidentified.  This kinetic study was undertaken in an 
attempt to establish a capability that provides real time reaction/process evaluation and 
quality control adjustments and fine tuning to ensure successful synthesis.  One of the 
reasons for undertaking this study is for the practical importance of being able to 
determine how quickly the reaction of HF, MTES, and water approaches equilibrium.  
Furthermore, the study of the reaction rate leads to an understanding of mechanisms 
for the investigated reaction and its influence on etch rate of the examined substrates. 
Based on the synthesis reaction previously proposed, three product species 
hexafluorosilicic Acid (H2SiF6), HF, and inorganic silicon compound silica or silicic 
acid (H2SiO3) were successfully identified.  A kinetic investigation was carried out to 
characterize the behaviors of these species as the reaction progresses.  The etch rates 
of Ti and SiO2 as a function of varying HF concentration resulting during the synthesis 
was investigated.  The reaction orders with respect to Ti and SiO2 etch rates were 
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determined.  Furthermore, the mechanisms for the HF/SiO2 and HF/Ti reactions were 
elucidated.  It is important here to evaluate these reactions characteristics due to the 
uniqueness of the wet etch/clean formulation.  It would also be interesting to examine 
whether the behaviors of these reactions agree with the work of others who studied the 
etching of SiO2 and dissolution of Ti in HF chemistries. 
6.2  Methods 
Various analytical methodologies were employed to aid in the efforts of 
identifying and characterizing the reaction products.  All experiments were done in 
triplicates.  It was readily realized that the determination of the various synthesis 
products and their structures is extremely challenging.  This difficulty stems from the 
inherent nature of the reaction and its ability to produce many products.  The 
analytical techniques used are listed systematically as follows:  
6.2.1  Analytical Methods 
F- Concentration   
 The concentration of F- was determined using Orion Model 94-09 Ion 
Selective Electrode (ISE). 
NMR 
Proton NMR spectra were recorded on a 499.89 MHz Varian spectrometer.  
The NMR spectra were processed using VNMR 4.3 Varian Unity 500 Plus software.  




Gas Chromatography Mass Spectrometry (GC-MS) 
 The GC–MS system was a Scientific Focus-GC (Thermo-Fisher Scientific).  
No sample preparation was required for this analysis.  The sample was analyzed neat.  
The samples were hexane extracts of the formulation.  One microliter of sample was 
injected and vaporized in split mode (split ratio 20:1) onto a non-polar GC column 
where the constituents in the sample were separated under the following temperature 
conditions:  Isothermal at 50C for 5 minutes, Ramp from 50 to 250 ˚C at 10 ˚C/min, 
Hold at 250 ˚C for 15 minutes.  Under these conditions, compounds with molecular 
weights up to approximately 400amu can be detected. 
Eluted material is swept by helium to a mass spectrometer.  The MS acquires data 
from 40 – 500amu.  Spectra are compared to a National Institute of Standards and 
Technology (NIST) database for identification. 
 Matrix-Assisted Laser Desorption Mass Spectrometry (MALDI MS) 
MALDI mass spectra were measured on a Bruker Autoflex II reflectron time_of_flight 
mass spectrometer equipped with a nitrogen laser (λ = 337 nm).  
High Performance/Pressure Liquid Chromatography-
 
Ultraviolet/Visible 
Spectroscopy-Mass Spectrometry (HPLC-UV/VIS-MS) 
Dionex High Performance Liquid Chromatography system (UltiMate 3000) 
was used to carry out the analysis. 
Evaporating Light Scattering Detector-Mass Spectrometry (ELSD-MS) 
This work was conducted using the Metara LMS-300 CCA, which is based on 
in-process mass spectrometry analytical technique. 
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6.2.2  Kinetic Study of Selected Reaction Constituents   
Determining H2SiF6 concentration 
I. Reagents 
De-ionized ice, potassium nitrate-saturated solution, standard Sodium 
hydroxide solution (0.05N), and bromothymol blue (BTB), 0.2 percent solution.   
Bromothymol blue is an indicator, a substance that changes color as the pH of a 
solution changes.  Bromothymol blue is yellow in acidic solutions and blue in basic 
solutions.  
II. Procedure 
    5 ml of the sample containing the hexafluorosilicic acid was pipetted into a 100 
ml volumetric flask, and then dilute with DI water up to the 100 ml mark.  100 ml of 
DI ice was placed into a 400 ml beaker.  Then 25 ml of potassium nitrate solution was 
added to the ice.  25 ml of the solution from step 1 was taken and added to the beaker 
that contains the DI ice and potassium nitrate solution.  Three drops of BTB were 
added to the solution.  Titration  
with Standard Sodium hydroxide solution (0.05N) until the end point is reached was 




( ) ( ) ( )
% 100                      (6.1)
2. ( ).1000 /
NaOH NaOH H SiFN M V ml MW gH SiF




Where W is the weight of the sample in grams.  
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Determining HF concentration 
After cold titration, the beaker was placed with contents from above titration on a hot 
plate and brought to boil.  The hot solution was titrated with sodium hydroxide until 
the neutral point is reached (green color).  % of free acid (HF) other than H2SiF6, 
expressed as  
 
( )( 0.5 )( ) ( )% 100                        (6.2)
2. ( ).1000 /
cold hot
NaOH NaOH NaOH HFN M V V ml MW gHF





Determining H2SiO3 Concentration Using Blue Complex Method 
I. Reagents 
Acidic molybdate solution and reducing agent. 
II. Procedure  
The acidic Molybdate solution is prepared by adding 2 g of ammonium 
molybdate tetra hydrate into a 100 ml elementary flask.  6 ml of 37 % HCL were then 
added.  DI water was added up to the 100 ml mark.  
The reducing agent is a mix of three different solutions which are prepared as 
follows:   
Solution A: 2 g of 4-[methyl-amino] phenol sulfate plus 1.2 g of sodium sulfite 
anhydrous were placed into a 100 ml elementary flask, then diluted with DI water up 
to the 100 ml mark. 
Solution B: 10 g of oxalic acid were placed into 100 ml elementary flask, and then 
diluted up to the 100 ml mark. 
 146
Solution C: 115 g of 36N H2SO4 were added into 250 ml elementary flask, and then 
diluted with DI water up to the 250 ml mark to make up 9N H2SO4. 
62.5 ml of the 36N H2SO4 is needed to make up the 250 ml solution of 9N H2SO4. 
Multiplying the volume (62.5 ml) by the density of H2S04 (1.84 g/ml), 115 g of 36 N 
H2SO4 is the amount needed to make up the 9N H2SO4. 
The reducing agent is 100 ml of solution A plus 60 ml of solution B plus 120 ml of  
solution D plus 20 ml of water. 
3 ml of acidic molybdate solution was added to 1 ml of the sample.  The 
solution is heated for 20 minutes at 50-60 ˚C, until the formation of a yellow complex 
is noticed.  The solution was taken out and 15 ml of the reducing agent was added to it.  
Reheated for 20 minutes at 50-60 ˚C.  Formation of blue complex is observed.  The 
absorbance was measured at 810 nm using the UV/Visible (water was ran as blank).  





























Determining Silicon Oxide and Titanium Etch Rates
 
SiO2 and Ti etch rates fro each coupon sample were determined by measuring the 
thickness before and after immersion in the solution.  The thickness measurements for 
SiO2 were performed using an ellipsometer (Nanometrix, nanospec 5100).  The 
titanium film thickness measurements were performed based on visual observation 
and utilizing a four point probe method (Surface resistivity meter, Gaurdian 
Manufacturing Inc., Model SRM-232).  All experiments were carried out at 60 ºC, 
using high density poly propylene (HDPP) beaker.       
6.3  Results and Discussion 
F- Concentration   
F- Concentration was identified as a key indictor for synthesis success and 
completion due to the accuracy and repeatability of measurements.  The average 
concentration of F- was found to be 76.2 ppm after synthesis.  The initial goal of this 
method was to determine and subsequently correlate free fluorine and SiO2 etch rate.   
NMR   
 Figure 6.2 illustrates 1H NMR of the formulation indicating the presence of 
ethanol and benzotriazole (Added as a Cu corrosion inhibitor).  It also shows broad 
multiple peaks in the methyl region (see Figure 6.3).  The broad peak could be 
attributed to fluxional behavior or slow tumbling of oligomers indicating the presence 
of methyl group in oligomeric species. 
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Figure 6.2  1H NMR spectrum of wet etch/clean formulation. 
 
 
Figure 6.3  1H NMR spectrum.  Note multiple peaks in the methyl region. 
19F NMR shows similar broad peaks as illustrated in Figure 6.4, which could 
also be attributed to fluxional behavior or overlapping peaks due to oligomers.  19F 
NMR of dilute HF solution gave two peaks at 129 ppm (possibly H2SiF6), and a peak 
at 158 ppm (due to HF) as shown in Figure 6.5. 
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Figure 6.4  19F NMR spectrum of formulation.  
 
Figure 6.5  19F NMR spectrum of pure HF.  
19F NMR illustrated in Figure 6.6 shows the absence of the peak at 158 ppm 
seen in HF spectrum (Figure 6.5).  Absence of this peak could suggest that free HF is 
reacted out of the solution forming SiF oligomeric species leading to a broad peak at 
 150
127-129 ppm as shown in Figure 6.4.  The entire 19F NMR spectrum of the 
formulation is shown in Figure 6.7 for reference. 
 
 
Figure 6.6  19F NMR spectrum of formulation.  Note absence of peak at -157.7. 
 
Figure 6.7  Entire 19F NMR spectrum of formulation is shown for reference. 
Gas Chromatography Mass Spectrometry (GC-MS) 
The goal of this technique was to achieve mixture separation and discrete 
molecular detection.  GC-MS data shown in figure 6.8 indicate a grouping of peaks 
that are separated by 77 mass units, a fragment consistent with the polymer backbone 
CH3Si(OH)2 or CH2SiOF-.  Each oligomer then cleaves in a predictable pattern 




Figure 6.8  GC-MS Spectrum indicates grouping of peaks that are separated by 77 
mass units.     
 
Matrix-Assisted Laser Desorption Mass Spectrometry (MALDI MS) 
The purpose of this analysis was to determine molecular ions and fragments in 
the formulation.  MALDI work results illustrated in Figure 6.9 shows similar, 
predictable cleaving patterns when compared to GC-MS results.  The results indicate 
fragmentation pattern of 14 (CH2) and 58 (CH2SiO) mass units.  However, the 
predictable fragmentation pattern ends at mass units below 169 as depicted in Figure 
6.10.  Lower mass spectra consist of several prominent mass peaks other than 





Figure 6.9  MALDI-MS spectrum for the formulation. 
 
 
Figure 6.10  MALDI lower mass spectrum of the formulation.  Note fragmentation 




High Performance/Pressure Liquid Chromatography-Ultraviolet/Visible 
Spectroscopy-Mass Spectrometry (HPLC-UV/VIS-MS) 
HPLC technique was employed for species separation.  The identification of 
compounds and interpretation of their structure was done by using UV/VIS and MS 
respectively.  Figure 6.11 shows the results of this study in which the presence of BTA 
is confirmed.  Other species were not detected in this region.  This emerged as an 
excellent technique for BTA analysis but lacks the selectivity for separating out 
formulation components.  This was a practical quantitative analytical technique for 
BTA while also having the ability to monitor for BTA degradation. 
 
                   (a)                                                                        (b) 
Figure 6.11  UV/VIS and MS spectrums in (a) and (b) respectively, indicating the 
presence of BTA in the UV/VIS region. 
 
Evaporating Light Scattering Detector-Mass Spectrometry (ELSD-MS) 
 
 The ELSD-MS technique was used to complement other analytical methods in 
identifying the various oligomer/polymer species in the formulation.  The result of this 








Figure 6.12  ELSD in (a) and MS spectrums in (b) confirming the presence of BTA 
and other species. 
 
6.5  Kinetic Modeling of Formulation Synthesis 
Kinetic model and reactions mechanisms were developed for the 
HF/MTES/water reaction.  This kinetic work is relevant for establishing a successful 
synthesis and, more importantly, serves as a model to fine tuning the reaction 
behaviors during the synthesis.  One of the reasons for undertaking this study is for the 
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practical importance of being able to determine how quickly the reaction of HF, 
MTES, and water approaches equilibrium.  Furthermore, the study of the reaction rate 
leads to an understanding of mechanisms for the investigated reaction and its influence 
on etch rate of the examined substrates. 
Based on the synthesis reaction previously proposed, three product species 
hexafluorosilicic Acid (H2SiF6), HF, and an inorganic silicon compound (silicic acid) 
were successfully identified.  A kinetic investigation was carried out to characterize 
the behaviors of these species as the reaction progresses.  The etch rates of Ti and SiO2 
as a function of varying HF concentration resulting during the synthesis was 
investigated.  The reaction orders with respect to Ti and SiO2 etch rates was 
determined.  Furthermore, the mechanisms for the HF/ SiO2 and HF/Ti reactions were 
elucidated.  Although these reactions have been extensively studied, it is important 
here to evaluate their characteristics due to the uniqueness of the wet etch/clean 
formulation.  It would also be interesting to examine whether the behaviors of these 
reactions agree with the work of others 223  who studied the etching of SiO2 and 
dissolution of Ti in HF chemistries. 
6.5.1  Kinetic Study Results  
 The experimental results pertaining to the synthesis of the formulation to 
evaluate silicic acid (H2SiO3), H2SiF6, and HF concentrations, and SiO2 and Ti etch 
rates are illustrated in Table 6.1.  Etch rates of Ti and SiO2 and concentrations of 
reaction mixture were monitored as a function of synthesis time.  The study was 
carried out over a 24 hours period in which HF (0.24 wt%), MTES (1.66 wt%), and 
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water (98 wt%) were mixed.    The data indicates a strong correlation between HF 
concentration and Ti and SiO2 etch rates.  On the other hand, the correlation of H2SiO3 
and H2SiF6 is not as robust.  Furthermore, the data shows that the reaction/synthesis 
reaches equilibrium in less than two hours.  This is apparent when comparing the 
concentration and etch rate results for the 2 hour and 24 hours samples.      
 
Table 6.1  H2SiO3, H2SiF6, and HF concentrations, and Etch rates of SiO2 and Ti 



















0.0 3.500 0.008 0.172 3.70 164.84 -1.760 1.308 5.105 44.550
30.0 5.100 0.005 0.083 1.00 96.15 -2.489 0.000 4.566 96.154
60.0 4.300 0.005 0.059 0.73 94.94 -2.830 -0.315 4.553 130.050
90.0 4.500 0.004 0.043 0.37 47.62 -3.147 -0.994 3.863 128.700
120.0 4.800 0.004 0.037 0.25 45.45 -3.297 -1.386 3.817 181.818
1440.0 4.700 0.004 0.037 0.26 45.30 -3.297 -1.347 3.813 174.231
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The K value estimated from the concentrations in Table 6.1 is very large implying a 
complete disappearance of HF consistent with the NMR results shown in Figures 6.4-
6.7.  The figures show 19F NMR peak due to HF completely disappears upon 
completion of the synthesis. Furthermore, this result is consistent with studies of 
Finney et. al.224 who found similarly a large value for K in their study of H2SiF6 
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hydrolysis.  It is known that under acidic conditions (pH<4)  the polymerization of 
Si(OH)x can be prevented, although experimental data [NMR and Mass spectroscopy, 
see figure 6.8-6.10] indicate some degree of oligomerization during the course of the 
synthesis.  More importantly, the extremely low concentration of HF detected provides 
protection against unwanted etching of SiOx structures on wafer during Ti etching 
process.    
To further probe the effect of HF and predict the reactions order kinetics for Ti 
dissolution and SiO2 etch rate, the log of HF concentration vs. the log of SiO2 and Ti 
etch rates were investigated as shown in Figures 6.13, and 6.15 respectively.  
Furthermore, the selectivity of Ti to SiO2 (Ti ER/SiO2 ER) was examined as shown in 
figure 6.16. 

















Figure 6.13  SiO2 ER Kinetic Order with Respect to HF Concentration. 
 
 The observed SiO2 etch rate order with respect to HF concentration is 1.7.  
This order value is consistent with the results of Monk et. al.225 who observed similar 
order for phosphorus doped silicon oxide.  It is believed that oxide etching results 
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from attack of HF2-.  As previously discussed during the synthesis, HF concentration 
decreases dramatically as depicted in Figure 6.14.   
 
Figure 6.14  HF concentration as a function of synthesis time shows exponential 
decay, with time constant of 29 minutes. 
  
This exponential time dependence of HF concentration during the synthesis 
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 As the equilibrium concentration of HF is low, the HF2- concentration would 
be even lower thereby preventing oxide etching. 
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 Similar analysis of Ti etch rate with respect to HF concentration gave a 
reaction order of approximately one as shown in Figure 6.15.   
















Figure 6.15  Ti ER Kinetic Order with Respect to HF Concentration. 
 
 This kinetic order is similar to what observed for copper etching by HF in 
chapter 3.  By analogy with copper etching studies, it is suggested that Ti etching may 
proceed through formation of titanium oxide on the surface.  No further surface 
characterization of Ti species or corrosion studies were conducted. 
 From application point of view, what is important is the selectivity of Ti 
etching over SiO2 etching.  The selectivity as defined by equation 4-2 is plotted as a 
function of HF concentration in Figure 6.16.  It clearly shows an exponential increase 
in selectivity with decrease in HF concentration.  The Pourbaix diagram for Ti 
suggests two scenarios depending on the open circuit potential (OPC).  If OPC is close 
to zero, the formation of TiO2, which in turn is dissolved by HF, could provide the Ti 
etching mechanism.  On the other hand if the OPC is significantly negative, then direct 
attack of fluoride on Ti could drive the dissolution process (see below).  If the former 
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were the mechanism, etching rate will be sensitive to dissolved oxygen.  Further 




























Figure 6.16  Ti/SiO2 selectivity with Respect to HF Concentration. 
 
6.6  Model for Ti etch Selectivity 
Through careful interpretation of the analytical data, a plausible mechanism 
pertaining to the selectivity of Ti etching process may be rationalized.  The NMR and 
Mass spectroscopic results clearly indicate that F is attached to Si monomers, Si-O-Si 
oligomers (dimers, trimers, etc…), and (-Si-O-)n polymers backbone.  What ever 
remaining small concentration of HF in equilibrium with Si species is insufficient to 
cause SiO2 etching.  One model to rationalize the Ti selectivity of the formulation is in 
terms of a catalytic role provided by titanium surface for the release of F into the 
solution and/or the Ti surface in particular.  This desirability in releasing the fluorine 
onto the Ti surface can be attributed to two likely motives.  The first is due to the 
greater difference in electronegativity between F-Ti vs. Si or SiO2 (F-Si and F-O), the 
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second is the abundance of H+ on the surface (note, the pH of the formulation is ~2) 
which promotes the formation of HF and/or HF2- responsible for etching the Ti.  To 
further understand the selective etching model, one must revisit the basic concepts of 
corrosion since Ti etching is a corrosion process.  Metal dissolves by liberating 
electrons into the bulk of the metal which migrate to the adjoining surface, where they 
react with H+ in the solution to form H2.  The dissolution of Ti in the wet etch/clean 
formulation is shown schematically in figure 6.17.  The formation of HF mechanism 
which rapidly reacts with Ti is illustrated.  This release of F onto the Ti surface is 
much more favorable than on SiO2 due to electronegativity differences and the 
presence of H+ on the Ti surface.  These conditions provide the necessary 
requirements for the release of fluorine from the organosilicon monomers and 
oligomers and the formation of HF on the Ti surface.  A similar model based on 
dissolution of TiO2 can be advanced.  However, to discriminate between these two 





Figure 6.17  Schematic diagram of Ti dissolution in the wet etch/clean formulation.    
6.7  Summary   
NMR showed multiple peaks by 1H NMR that corresponded to different 
methyl groups, while 19F NMR also showed multiple broad peaks.  GC-MS work 
indicated that there were discrete correlations of peaks in the GC to fragmentation 
patterns in the MS which further showed fragmentation patterns that were common to 
different molecules.  The MALDI work supports GC-MS findings.  IR studies 
confirmed Si-F covalent bonding.  BTA concentration was determined quantitatively 
and its behaviors were characterized using HPLC-UV/VIS-MS.  HRICP-MS method 
was successfully employed to determine Si concentration in the formulation for 
characterization purposes.  ELSD-MS technique was used to complement other 
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analytical methods in identifying the various oligomer/polymer species.  Interpretation 
of the data suggests that the formulation is composed of a mixture of monomers, 
dimers, trimers, to hexamers siloxane compounds containing methyl, fluoro, hydroxyl, 
and ethoxy groups.  Discrete monomers of similar composition are also likely.  The 





 The reaction products, in conjunction with the residual HF, provide a selective 
Ti etching capability.  The reaction orders with respect to Ti etching and SiO2 etching 
rates of HF were determined and were found to be 1 and 1.8 respectively.  The pH of 
the formulation and the aerobic conditions in which the Ti etching is carried out offers 
protection with respect to tungsten etching.  This is a distinct advantage as W is a 
common element present at first layer of interconnects.  The Pourbaix diagram for 
tungsten (Figure 4.5) shows the formation of passivating WO3 film at low OCP and 
pH of ~2.  Thus the overall formulation achieves selective etching with respect to Ti 















 CHAPTER 7 
Scalability and Process Control 
 
 
7.1  Introduction  
The objective of this chapter is to discuss the strategy executed at the various 
stages of scalability development and optimizations of the wet etch/clean formulation 
synthesis for high volume manufacturing.  Two key strategies were exploited in 
establishing an optimal apparatus design to carry out the synthesis that accommodates 
the needs of manufacturing Fabs:  1) Employing the 60 letter bath in the automated 
wet station where wafers are processed as a reaction vessel; 2) Designing a reactor in 
which the synthesis can be carried out externally and on a much larger scale than the 
first approach.   
The scalability of the formulation synthesis from a laboratory-scale (200ml in 
beaker) to high volume manufacturing batch reactor (3000 gallons) went through a 
steep learning curve due to difficulties related to the synthesis environment.  Besides 
the factors previously discussed (temperature, time, MTES addition rate, HF/MTES 
ratio, and stirring rate), additional variables related to the large volume and the 
enclosed reactor system had to also be addressed and overcome.  The most notable 
challenge was related to the fact that the synthesis in a beaker is an open system, while 
all other stages of volume scaling dealt with an enclosed system.  Some of the key 
issues that were readily observed as a result of employing an enclosed system were a 
significant shift in pH and an increased susceptibility to forming polymer, particles, 
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and oily residue (i.e. gel).  These shortcomings have considerably impacted the 
formulation from a reliability and functionality stand point.  In this scalability 
development work at various stages, extensive experimental design was carried out in 
response to the increased number of factors resulting from the enclosed system.  These 
additional factors included nitrogen sweep rate, pump flow rate, and the longer time 
required for the synthesis.  An optimal nitrogen sweep is required at the head space of 
the reactor to assist in the escape of volatile species and prevent their condensation.  
The system differences open (beaker) vs. enclosed (reactor) lead to adopting 
significant changes with respect to previously optimized reaction conditions in lab-
scale synthesis.  Previous and new factors were thoroughly investigated throughout the 
scalability development in which a successful formulation was demonstrated at each 
stage of development. 
Here, some reaction products were carefully characterized in an attempt to 
establish a capability that provides real time information with respect to synthesis 
progress.  This ability ensures that proper synthesis conditions are met (i.e. real-time 
process evaluation and quality control) and necessary adjustments to reaction 
conditions can be made to ensure that synthesis is following a proper path.  Typically, 
analytical techniques are needed to serve as a predictive indicator of product 
worthiness which are required for the certification of chemical formulations, 
particularly, if they are to be implemented for high volume manufacturing. 
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Typically, analytical techniques are needed to serve as a predictive indicator of 
product worthiness which are required for the certification of chemical formulations, 
particularly, if they are to be implemented for high volume manufacturing. 
7.2  Systems Designs and Assembly  
7.2.1  Synthesis in the Bath within the Automated Wet Station 
 Figure 7.1 illustrates the components of the system that was utilized to 
synthesize the formulation.   
 
Figure 7.1  Schematic of the formulation synthesis system within the automated wet 
station.  Dilute HF bath and the MTES delivery components are shown.  
 
The 60 liter bath which is used to process wafers on an automated wet station 
and the various components to deliver the MTES to the bath are shown in Figure 7.1.  
It shows the dispense block used to inject the MTES into the bottom of the dilute HF 
bath.  This system was used as a temporary solution until the high volume 
manufacturing (HVM) reactor was constructed. 
A Schematic diagram of the 3000 HVM reactor and its components is shown 
in Figure 7.2.  The system features the reactor, MTES container and delivery system, 
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recirculation pump, and heat exchanger.  Furthermore, a complete on-line monitoring 
system was put in place to monitor temperature, pump pressure, solution flow rate, 
and nitrogen mass flow rate. 
A number of milestones were achieved throughout the design and scalability 
development.  In the first stage, a 20 gallon reactor referred to as sample system was 
assembled.  In the second stage of development a 120 gallon pilot system was 
designed and constructed.  In the third stage of scalability a 1000 gallon reactor was 
erected, and finally in the last phase a 3000 gallon reactor was built.   
The reaction synthesis in the reactor was carried out in a manner similar to that 
in the beaker.  The dilute HF solution was prepared using a concentrated 49% HF.  
This solution is then heated to 80 ºC.  Pure MTES is added at a slow rate to the dilute 
HF solution at 80 ºC.  Throughout the synthesis, the temperature is maintained at 80 
ºC and vigorous mixing is applied by employing a pump.  For the reaction to reach 
completion (equilibrium) a period much longer than the 2 hours in beaker was 
required.  In addition to altering reaction parameters and conditions, a new SiO2 etch 
rate target of 0.3 A˚/min was established to alleviate the limitations given by the 




Figure 7.2  Schematic diagram of 3000 gallon reactor and its components.  
Functional testing of the final reaction product was done on blanket test wafers.  
The etch rate experiments were conducted in the same manner as previously described 
in chapter 5.  Additional key parameters of the reaction products were analyzed and 
their concentrations were determined.  HF, F-, and BTA concentrations were 
determined at the end of each synthesis as an indication of a successful synthesis and 
to establish a base line.  Note that manipulating any of these process parameters 
enough to drift F- concentration would push the CVD etch rate out of control limits.  
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7.3  Process Control and Stability Results and Discussion  
 The syntheses model with respect to HF concentration and silicon oxide etch 
rate as a function of time is shown in Figure 7.3.  Note the longer time required to 
reach equilibrium conditions and stabilize the SiO2 etch rate to achieve the required 
target. 
 
Figure 7.3  The syntheses model with respect to HF concentration and silicon oxide 
etch rate. 
 The reaction profile in the reactor at the various phases of scalability is shown 
in Figure 7.4.  The plot clearly shows the ability to match the synthesis with respect to 
HF concentration trend at each phase of scalability.  This is a good indication of 
progressing in an acceptable path at each stage of scaling and reactor assembly 
development.  For the 1000 and 3000 gallon reactors, synthesis control and batch to 
batch uniformity is demonstrated as shown in the process control charts illustrated in 
Figures 7.5, 7.6, and 7.7 for SiO2, HF concentration, and F- concentration  respectively.  
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Additional indicators were investigated as well, these included BTA concentration, 
and Ti ER in which process control was also demonstrated.  Ti stripping was shown to 
be robust and consistent from batch to batch with etch rate of ~120 A˚/min.  
 
Figure 7.4  Reaction profile with respect to HF concentration and reaction time at 
various stages of scalability. 
 
 In comparison with the data for the open beaker synthesis, as shown in table 
6.1, the SiO2 etch rates are higher at the equivalent concentration of HF in the closed 
reactor system this could arise from the evaporative loss of reactive fluorine 
containing components in the open system.  Note significantly different time 
dependences of HF concentration in open (Figure 6.14) and close system (Figure 7.4). 
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Figure 7.5  SiO2 etch rate process control charts for various batches from the reactor.    
 
 







Figure 7.7  F- Concentration process control chart for a number of batches. 
7.4  Summary 
The synthesis of wet etch/clean formulation on a large scale in the reactor was 
demonstrated as suggested by the summarized results.  The formulation developed met 
necessary success criterion described previously in which a homogenous solution 
mixture free of particles, polymer, or oily residue is created.  Furthermore, etch rate 
targets of the various substrates were achieved and was confirmed on patterned wafers.   
The kinetic work discussed in chapter 6 was also important in developing a 
successful synthesis.  The concentrations of H2SiO3 and H2SiF6 were investigated as a 
function of synthesis time, which assisted in providing additional gauge to 
characterize and achieve a successful synthesis. 
For the scalable reactor design, potential scale-up obstacles were identified and 
addressed throughout the various phases of development.  The scalability development 
and investigation work revealed that the removal of the by-product volatile species 
using N2 sweep and the modification of a number of factors from the beaker scale 
reaction was a key for an optimal and successful synthesis.  A shelf life stability study 
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was undertaken to determine the extent of the formulation stability.  This investigation 
indicated that the compositional stability of the formulation exceeds a period longer 
than one year.  This stability could be attributed to maintaining low pH where Si 
monomeric species dominate and polymerization is suppressed under these 


















Conclusions and Future Work 
 
8.1  Conclusions 
 As multistep, multilayer processing in semiconductor industry becomes more 
complex, the role of cleaning solutions and etching chemistries are becoming 
important in enhancing yield and in reducing defects.  This thesis demonstrates 
successful formulations that exhibit copper and tungsten compatibility, and capable of 
ILD cleaning and selective Ti etching.  
 The synthesis of wet etch/clean formulation on a large scale in a reactor (3000 
gallons) was demonstrated as suggested by the summarized results.  The formulation 
developed met necessary success criterion described previously in which a 
homogenous solution mixture free of particles, polymer, or oily residue is created.  
Furthermore, etch rate targets of the various substrates were achieved and was 
confirmed on patterned wafers.   
 In the copper corrosion work, Potentiodynamic polarization experiments 
carried out in the organic, HF containing cleaning solution, show active, active-
passive, passive, and transpassive regions.  Use of organic corrosion inhibitors, 
deareated solutions and possible use of H2O2 provides an effective method to reduce 
corrosion rates and copper concentration in cleaning solution.  H2O2 addition to the 
cleaning solution appears to be very beneficial by creating a CuO film that is resistant 
to attack by HF.  The incorporation of H2O2 provides an additional advantage by 
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enhancing the cleaning solution’s ability in removing particles and residue.  
Furthermore, a simple kinetic model is proposed for copper dissolution during wet 
chemical etch process.  It predicts a first order kinetics with respect to dissolved 
oxygen and HF, the two key ingredients involved in corrosion of copper.  If dissolved 
oxygen is eliminated or if protective CuO is formed the rate of copper corrosion can 
be suppressed.    
The developed Ti selective wet etch/clean formulation exhibits the ability to 
remove the plasma etch polymer residue, and strip patterned Ti thin film layer while 
suppressing the etch rates of SiOx, CDO, Si3N4, SiC, Cu, W.  This capability was 
demonstrated on blanket and DD patterned wafers with no evidence of any adverse 
impact to interconnect and transistor structures or underlying materials.  The results 
for patterned wafers are in agreement with the blanket wafers etch rates findings for 
the various substrates.   
The concept of incorporating a silane cross-linking compound into a dilute HF 
solution is novel.  It was hypothesized that silicon precursors may hinder the HF 
ability to etch silicon oxide and other silicon oxides dielectric materials.  This 
phenomenon can be ascribed to the formation of products such as salicic acid or 
possibly other species that if present at sufficient amounts in the solution, would 
establish an equilibrium with SiOx.  Once an equilibrium is reached, silicon oxide and 
similar materials are no longer etched by HF.  Another plausible mechanism is the 
formation of species that may have passivated the silicon oxide surface. 
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The novel feature of this formulation is that although it contains HF, a 
common agent for etching SiOx, it does not attack ILD or SiO2 materials.  The use of 
HF was considered high risk.  This formulation represents a first of its kind in meeting 
demanding requirements in selective metal HM etching in the semiconductor industry 
and enables the sub 50 nm and beyond process technologies for advanced ULSI.     
Interpretation of the data suggests that the formulation is composed of a mixture of 
monomers, dimers, trimers, to hexamers siloxane compounds containing methyl, 
fluoro, hydroxyl, and ethoxy groups.  Discrete monomers of similar composition are 
also likely.   
The reaction products, in conjunction with the residual HF, provide a selective 
Ti etching capability.  The reaction orders with respect to Ti etching and SiO2 etching 
rates of HF were determined and were found to be 1 and 1.8 respectively.  The pH of 
the formulation and the aerobic conditions in which the Ti etching is carried out offers 
protection with respect to tungsten etching.  This is a distinct advantage as W is a 
common element present at first layer of interconnects.  The Pourbaix diagram for 
tungsten (Figure 4.5) shows the formation of passivating WO3 film at low OCP and 
pH of ~2.  Thus the overall formulation achieves selective etching with respect to Ti 
while maintaining negligible etch rates with respect to SiO2 and W. 
The kinetic work discussed in chapter 6 was important in developing a 
successful synthesis.  The concentrations of H2SiO3 and H2SiF6 were investigated as a 
function of synthesis time, which assisted in providing additional gauge to 
characterize and achieve a successful synthesis. 
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The excellent electrical performance of the circuit further demonstrated the Ti 
etch/clean formulation’s capability.  A tight distribution obtained in via resistance 
chain was demonstrated, suggesting that the formulation is suitable for this application. 
For the large volume reactor design, potential scale-up obstacles were 
identified and addressed throughout the various phases of development.  The 
scalability development and investigation work revealed that the removal of the by-
product volatile species using N2 sweep and the modification of a number of factors 
from the beaker scale reaction was a key for an optimal and successful synthesis.  A 
shelf life stability study was undertaken to determine the extent of the formulation 
stability.  This investigation indicated that the compositional stability of the 
formulation exceeds a period longer than one year. 
8.2  Future Work 
8.2.1 Cleanability Improvements 
Even though he developed formulation has been successful for this application, further 
improvements with respect to cleanability can be pursued.  Studies geared towards 
improvements in wetting the patterned ILD surface should be conducted.  This may 
involve the use of surface tension reducing components. 
8.2.2  Further Compositional and Kinetic Characterization 
Further characterization to determine the exact composition of the formulation 
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The rate law for copper dissolution predicts a first order kinetics with respect 
to HF and dissolved oxygen, consistent with experimental data.  
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Appendix B 
DOE Fitted Model Analysis Outcome for Ti, SiOx, and Si3N4 Etch Rates 
 
Figures aB.1, aB.3, and aB.5 show plots of actual (observed) vs. predicted 
values for each response variable, Ti, SiOx, and Si3N4 etch rates respectively, which 
gives a visual assessment of how well the fitted models predict the response variables. 
The etch rate summary of fit and analysis of variance for the fitted model are 
shown in Tables aB.1, aB.2, and aB.3 for Ti, SiOx, and Si3N4 etch rates respectively.  
The Ti etch rate parameter estimates, effect tests, and sorted parameters for the fitted 
model are illustrated in Tables aB.2, aB.4, and aB.6 for Ti, SiOx, and Si3N4 etch rates 
respectively.  The effects estimates are herein compared and a Pareto plot is 
constructed.  Pareto plots are useful graphical method for comparing effects estimates 
of the absolute values of all effects.  It is clear that HF, MTES, and the HF/MTES 
ratio have significant effect on etch rate. 





















-200 0 200 400 600 800 1000
Ti ER (A/min) Predicted
P<.0001 RSq=0.86 RMSE=91.004
Actual by Predicted Plot
 
Figure aB.1  Ti etch rate of observed vs. predicted from the fitted model. 
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Table aB.1  Ti etch rate summary of fit and analysis of variance for the fitted model.  
RSquare
RSquare Adj
Root Mean Square Error
Mean of Response






























Table aB.2  Ti etch rate parameter estimates, effect tests, and sorted parameters for 
the fitted model.      
Intercept
49% HF Volume (ml)
MTES Volume (ml)
H2O Volume (ml)
(49% HF Volume (ml)-0.85714)*(MTES Volume (ml)-3.47619)
(49% HF Volume (ml)-0.85714)*(H2O Volume (ml)-200)
(MTES Volume (ml)-3.47619)*(H2O Volume (ml)-200)













































49% HF Volume (ml)
MTES Volume (ml)
H2O Volume (ml)
49% HF Volume (ml)*MTES Volume (ml)
49% HF Volume (ml)*H2O Volume (ml)
MTES Volume (ml)*H2O Volume (ml)


















































(49% HF Volume (ml)-0.85714)*(MTES Volume (ml)-3.47619)
49% HF Volume (ml)
H2O Volume (ml)
(49% HF Volume (ml)-0.85714)*(H2O Volume (ml)-200)
(MTES Volume (ml)-3.47619)*(H2O Volume (ml)-200)
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P=0.0176 RSq=0.44 RMSE=53.965
Actual by Predicted Plot
 
Figure aB.2  SiOx etch rates of observed vs. predicted from the fitted model. 
 
Table aB.3  SiOx etch rate summary of fit and analysis of variance for the fitted model.  
RSquare
RSquare Adj
Root Mean Square Error
Mean of Response





































                                                                                                                                            
Table aB.4  SiOx etch rate parameter estimates, effect tests, and sorted parameters for 
the fitted model.      
Intercept
49% HF Volume (ml)
MTES Volume (ml)
H2O Volume (ml)
(49% HF Volume (ml)-0.85714)*(MTES Volume (ml)-3.47619)
(49% HF Volume (ml)-0.85714)*(H2O Volume (ml)-200)
(MTES Volume (ml)-3.47619)*(H2O Volume (ml)-200)













































49% HF Volume (ml)
MTES Volume (ml)
H2O Volume (ml)
49% HF Volume (ml)*MTES Volume (ml)
49% HF Volume (ml)*H2O Volume (ml)
MTES Volume (ml)*H2O Volume (ml)


















































(49% HF Volume (ml)-0.85714)*(MTES Volume (ml)-3.47619)
49% HF Volume (ml)
H2O Volume (ml)
(49% HF Volume (ml)-0.85714)*(H2O Volume (ml)-200)
(MTES Volume (ml)-3.47619)*(H2O Volume (ml)-200)
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Si3N4 ER (A/min) Predicted
P=0.0187 RSq=0.44 RMSE=1.8667
Actual by Predicted Plot
 
Figure aB.3  Si3N4 etch rate of observed vs. predicted from the fitted model. 
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Table aB.6  Si3N4 etch rate parameter estimates, effect tests, and sorted parameters for 
the fitted model.      
Intercept
49% HF Volume (ml)
MTES Volume (ml)
H2O Volume (ml)
(49% HF Volume (ml)-0.85714)*(MTES Volume (ml)-3.47619)
(49% HF Volume (ml)-0.85714)*(H2O Volume (ml)-200)
(MTES Volume (ml)-3.47619)*(H2O Volume (ml)-200)













































49% HF Volume (ml)
MTES Volume (ml)
H2O Volume (ml)
49% HF Volume (ml)*MTES Volume (ml)
49% HF Volume (ml)*H2O Volume (ml)
MTES Volume (ml)*H2O Volume (ml)


















































(49% HF Volume (ml)-0.85714)*(MTES Volume (ml)-3.47619)
49% HF Volume (ml)
H2O Volume (ml)
(49% HF Volume (ml)-0.85714)*(H2O Volume (ml)-200)
(MTES Volume (ml)-3.47619)*(H2O Volume (ml)-200)









































                                                                                                                                            
Appendix C  
 
List of Publications, Awards, and Patents/Disclosures 
 
1. Nabil G. Mistkawi1,2, Makarem A. Hussein2, Malgorzata Ziomek-Moroz3,  Shankar 
B. Rananavare1  “A Study of Copper Thin Film Dissolution Kinetics in Organic HF 
Containing Cleaning Solution” J. Electrochem. Soc.  Submitted (2010)  
2. Nabil G. Mistkawi1,2, Makarem A. Hussein2, Malgorzata Ziomek-Moroz3,  Shankar 
B. Rananavare1  “Corrosion Behavior of Copper Thin Films in Organic HF Containing 
Cleaning Solution for Semiconductor Applications” J. Electrochem. Soc.  157, C24 
(2010). 
3. The Secret to Developing Wet Etch Chemistry for enabling sub 50 nm Process 
Technology Nodes.  (Manuscript in preparation) 
 
4. A statistical approach to the Design of Wet Etch Clean Chemical Formulations.  




1. Chemistry Department (Portland State University) Achievement Award for 
Academic Excellence (Paul Emmett award).  (2009)  
 
2. Nickel/Platinum Alloy selective wet etch/clean formulation development and 
module design/set-up award (Logic Technology Development (LTD), Intel 
Corporation).  (2009) 
 
3. Q1 Materials DRA, for efforts in backend cleans (1266) development partnership 
with GFM for Backend cleans cost savings of $30M; enabled an OGA technical 
solution for P1266. 
 
4. Selective Titanium Wet Etch Chemical Formulation development award (LTD, 
Intel Corporation).  (2006)  
 
5. Golden Global Environmental award for the invention of a green chemical 
formulation used at Intel (Intel Corporation) (2006). 
 198
                                                                                                                                            




1. A Method for Stabilizing pH and Improving Clean Ability during Selective 
Removal of Un-reacted Ni-Pt/Ni Post Salicide Formation while Maintaining High 
Compatibility to Metal Gate Components. (Intel Disclosure # 72416) (2009).  
2. Selective Nickel Etch Process with High Compatibility to Metal Gate Components 
(Intel Disclosure # 61295). (2008).  
3. Mega Sonic Assisted Cleans to Selectively Remove Un-Reacted Ni-Pt/Ni Post 
Salicide Formation with High Compatibility to Metal Gate Components (Intel 
Disclosure # 61294). (2008).  
4. Composition for etching a metal hard mask material in semiconductor processing.  
Patent Pending, (2006). 
5. Si containing precursors as a source of silicic acid to suppress silicon oxide etch rate 
in phosphoric acid (Silicon Nitride selective etch).  Patent pending (2005). 
6. Process to remove carbon doped oxide (CDO) thin films from silicon wafers.  (Intel 
Disclosure 43765).  (2005). 
7. Process to remove silicon carbide (SiC) thin films from Si wafers.  (Intel Disclosure 
40696).  (2004). 
8. Addition of metal corrosion inhibitor Benzotriazole (BTA) to a semi-aqueous 
corrosive solvent, such as AP-761, as a method to improve its selectivity to metals and 
alloys.  (Intel Disclosure 40193).  (2004). 
